Ilias Pappas

Affiliations:
  • Aristotle University of Thessaloniki, Physics Department, Greece (PhD 2009)


According to our database1, Ilias Pappas authored at least 11 papers between 2004 and 2012.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2012
A complete over-current/short-circuit protection system for Low-Drop Out regulators.
Proceedings of the 20th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2012

A new analog output buffer for data driver of active matrix displays using low-temperature polycrystalline silicon thin-film transistors.
Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2012

2011
Pass Transistor Operation Modeling for Nanoscale Technologies.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation, 2011

2010
Characteristics of double-gate polycrystalline silicon thin-film transistors for AMOLED pixel design.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

2009
A new linear voltage-to-current converter with threshold voltage compensation for analog circuits applications in polycrystalline silicon TFT process.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

2008
A Fast and Compact Analog Buffer Design for Active Matrix Liquid Crystal Displays Using Polysilicon Thin-Film Transistors.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

2006
A threshold voltage variation cancellation technique for analogue peripheral circuits of a display array using poly-Si TFTs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware.
Microprocess. Microsystems, 2005

A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications.
IEICE Trans. Inf. Syst., 2005

AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow.
Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

2004
An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development.
Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004


  Loading...