Jinyu Zhan

Orcid: 0000-0002-0214-7124

According to our database1, Jinyu Zhan authored at least 59 papers between 2004 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Critical Path-Based Backdoor Detection for Deep Neural Networks.
IEEE Trans. Neural Networks Learn. Syst., March, 2024

A Lightweight-Window-Portion-Based Multiple Imputation for Extreme Missing Gaps in IoT Systems.
IEEE Internet Things J., February, 2024

Audio-Visual Contrastive and Consistency Learning for Semi-Supervised Action Recognition.
IEEE Trans. Multim., 2024

2023
Fast Multi-Lane Detection Based on CNN Differentiation for ADAS/AD.
IEEE Trans. Veh. Technol., December, 2023

Iterative Training Attack: A Black-Box Adversarial Attack via Perturbation Generative Network.
J. Circuits Syst. Comput., December, 2023

Neural architecture search for resource constrained hardware devices: A survey.
IET Cyper-Phys. Syst.: Theory & Appl., September, 2023

DESCO: Decomposition-Based Co-Design to Improve Fault Tolerance of Security-Critical Tasks in Cyber Physical Systems.
IEEE Trans. Computers, June, 2023

Query-Efficient Generation of Adversarial Examples for Defensive DNNs via Multiobjective Optimization.
IEEE Trans. Evol. Comput., 2023

A Comprehensive Survey on Imputation of Missing Data in Internet of Things.
ACM Comput. Surv., 2023

2022
Layerwise Security Protection for Deep Neural Networks in Industrial Cyber Physical Systems.
IEEE Trans. Ind. Informatics, 2022

Improving Fault Tolerance for Reliable DNN Using Boundary-Aware Activation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Detecting Spoofed Speeches via Segment-Based Word CQCC and Average ZCR for Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Accelerating Queries of Big Data Systems by Storage-Side CPU-FPGA Co-Design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Interpretability-Guided Defense Against Backdoor Attacks to Deep Neural Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

NIC-QF: A design of FPGA based Network Interface Card with Query Filter for big data systems.
Future Gener. Comput. Syst., 2022

2021
Research Progress and Challenges on Application-Driven Adversarial Examples: A Survey.
ACM Trans. Cyber Phys. Syst., 2021

Attack-Aware Detection and Defense to Resist Adversarial Examples.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Field programmable gate array-based all-layer accelerator with quantization neural networks for sustainable cyber-physical systems.
Softw. Pract. Exp., 2021

ArchNet: A data hiding design for distributed machine learning systems.
J. Syst. Archit., 2021

Energy Optimization of Mixed-Criticality Distributed Real-Time Embedded Systems.
J. Circuits Syst. Comput., 2021

Work-in-Progress: Improving Resilience of Distributed Real-Time Applications via Security and Fault Tolerance Co-Design.
Proceedings of the 42nd IEEE Real-Time Systems Symposium, 2021

Generative strategy based backdoor attacks to 3D point clouds: work-in-progress.
Proceedings of the EMSOFT '21: Proceedings of the 2021 International Conference on Embedded Software, Virtual Event, October 8, 2021

Improving fault tolerance of DNNs through weight remapping based on gaussian distribution: work-in-progress.
Proceedings of the EMSOFT '21: Proceedings of the 2021 International Conference on Embedded Software, Virtual Event, October 8, 2021

Detecting deepfake videos by visual-audio synchronism: work-in-progress.
Proceedings of the EMSOFT '21: Proceedings of the 2021 International Conference on Embedded Software, Virtual Event, October 8, 2021

Achieving fast lane detection of autonomous driving by CNN based differentiation: work-in-progress.
Proceedings of the CODES/ISSS 2021, 2021

Critical-weight based locking scheme for DNN IP protection in edge computing: work-in-progress.
Proceedings of the CODES/ISSS 2021, 2021

A physically realizable backdoor attack on 3D point cloud deep learning: work-in-progress.
Proceedings of the CODES/ISSS 2021, 2021

2020
Branch-aware data variable allocation for energy optimization of hybrid SRAM+NVM SPM<sup>☆</sup>.
J. Syst. Archit., 2020

Design optimization of confidentiality-critical cyber physical systems with fault detection.
J. Syst. Archit., 2020

Optimized co-scheduling of mixed-precision neural network accelerator for real-time multitasking applications.
J. Syst. Archit., 2020

A Low-Cost Image Encryption Method to Prevent Model Stealing of Deep Neural Network.
J. Circuits Syst. Comput., 2020

FPGA Based Co-design of Storage-side Query Filter for Big Data Systems.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020

Interpretability Derived Backdoor Attacks Detection in Deep Neural Networks: Work-in-Progress.
Proceedings of the 20th International Conference on Embedded Software, 2020

An Insight into Fault Propagation in Deep Neural Networks: Work-in-Progress.
Proceedings of the 20th International Conference on Embedded Software, 2020

Accelerating Queries of MongoDB by an FPGA-based Storage Engine: Work-in-Progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2020

Heatmap-Aware Low-Cost Design to Resist Adversarial Attacks: Work-in-Progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2020

Model Stealing Defense with Hybrid Fuzzy Models: Work-in-Progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2020

An FPGA based Network Interface Card with Query Filter for Storage Nodes of Big Data Systems.
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020

2019
Vehicle data management with specific wear-levelling and fault tolerance for hybrid DRAM-NVM memory.
J. Syst. Archit., 2019

Energy optimization of branch-aware data variable allocation on hybrid SRAM+NVM SPM for CPS.
Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing, 2019

An improved network interface card with query filter for big data systems: work-in-progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion, 2019

2018
Energy-aware page replacement and consistency guarantee for hybrid NVM-DRAM memory systems.
J. Syst. Archit., 2018

Energy optimization of security-sensitive mixed-criticality applications for distributed real-time systems.
J. Parallel Distributed Comput., 2018

Design of security-critical distributed real-time applications with fault-tolerant constraint: work-in-progress.
Proceedings of the International Conference on Embedded Software, 2018

Dynamic data management for automotive ECUs with hybrid RAM-NVM memory: work-in-progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2018

Co-design of security-critical real-time systems to prevent fault injection attacks: work-in-progress.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2018

Persistence improvement for distributed cache with NVM based storage system: work-in-progress.
Proceedings of the International Conference on Compilers, 2018

Writing-aware data variable allocation on hybrid SRAM+NVM SPM: work-in-progress.
Proceedings of the International Conference on Compilers, 2018

2017
Design optimization of secure message communication for energy-constrained distributed real-time systems.
J. Parallel Distributed Comput., 2017

Energy-aware page replacement for NVM based hybrid main memory system.
Proceedings of the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2017

On-line memorry defragmentation for NVM-based persistent heaps.
Proceedings of the IEEE 6th Non-Volatile Memory Systems and Applications Symposium, 2017

2016
Fault Tolerant Algorithm for NVM to Reuse the Error Blocks.
Proceedings of the 13th International Conference on Embedded Software and Systems, 2016

Dynamic Memory Management for Hybrid DRAM-NVM Main Memory Systems.
Proceedings of the 13th International Conference on Embedded Software and Systems, 2016

Data Management for Automotive ECUs Based on Hybrid RAM-NVM Main Memory.
Proceedings of the 13th International Conference on Embedded Software and Systems, 2016

2013
Analysis of Boolean Networks Using an Optimized Algorithm of Structure Matrix Based on Semi-tensor Product.
J. Comput., 2013

A Vulnerability Optimization Method for Security-Critical Real-Time Systems.
Proceedings of the IEEE Eighth International Conference on Networking, 2013

Design Optimization of Energy- and Security-Critical Distributed Real-Time Embedded Systems.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

2012
Improved Calculation Scheme of Structure Matrix of Boolean Network Using Semi-tensor Product.
Proceedings of the Information Computing and Applications - Third International Conference, 2012

2004
Formal Co-verification for SoC Design with Colored Petri Net.
Proceedings of the Embedded Software and Systems, First International Conference, 2004


  Loading...