Jun Yao

Affiliations:
  • Huawei Technologies Co. Ltd., Beijing, China
  • Nara Institute of Science and Technology, Graduate School of Information Science, Ikoma, Japan (former)
  • Kyoto University, Graduate School of Informatics, Japan (former)


According to our database1, Jun Yao authored at least 18 papers between 2005 and 2015.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators.
IEICE Trans. Inf. Syst., 2015

A CGRA-Based Approach for Accelerating Convolutional Neural Networks.
Proceedings of the IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2015

Lowering the complexity of k-means clustering by BFS-dijkstra method for graph computing.
Proceedings of the 2015 IEEE Symposium in Low-Power and High-Speed Chips, 2015

2014
A Flexible, Self-Tuning, Fault-Tolerant Functional Unit Array Processor.
IEEE Micro, 2014

A Tightly Coupled General Purpose Reconfigurable Accelerator LAPP and Its Power States for HotSpot-Based Energy Reduction.
IEICE Trans. Inf. Syst., 2014

Understanding Variations for Better Adjusting Parallel Supplemental Redundant Executions to Tolerate Timing Faults.
IEICE Trans. Inf. Syst., 2014

A globally asynchronous locally synchronous DMR architecture for aggressive low-power fault toleration.
Proceedings of the 2014 IEEE Symposium on Low-Power and High-Speed Chips, 2014

A flexibly fault-tolerant FU array processor and its self-tuning scheme to locate permanently defective unit.
Proceedings of the 2014 IEEE Symposium on Low-Power and High-Speed Chips, 2014

2013
Selective Check of Data-Path for Effective Fault Tolerance.
IEICE Trans. Inf. Syst., 2013

HW/SW approaches to accelerate GRAPES in an FU array.
Proceedings of the 2013 IEEE Symposium on Low-Power and High-Speed Chips, 2013

2012
RazorProtector: Maintaining Razor DVS Efficiency in Large IR-Drop Zones by an Adaptive Redundant Data-Path.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2012

Introducing OVP awareness to achieve an efficient permanent defect locating.
Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, 2012

2011
An Instruction Mapping Scheme for FU Array Accelerator.
IEICE Trans. Inf. Syst., 2011

LAPP: A Low Power Array Accelerator with Binary Compatibility.
Proceedings of the 25th IEEE International Symposium on Parallel and Distributed Processing, 2011

An efficient and reliable 1.5-way processor by fusion of space and time redundancies.
Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W 2011), 2011

2010
A Minimal Roll-Back Based Recovery Scheme for Fault Toleration in Pipeline Processors.
Proceedings of the 16th IEEE Pacific Rim International Symposium on Dependable Computing, 2010

A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability.
Proceedings of the International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems, 2010

2005
Program Phase Detection Based Dynamic Control Mechanisms for Pipeline Stage Unification Adoption.
Proceedings of the High-Performance Computing - 6th International Symposium, 2005


  Loading...