Lukas P. P. P. van Ginneken

According to our database1, Lukas P. P. P. van Ginneken authored at least 16 papers between 1988 and 2016.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
The Annealing Algorithm revisted.
Proceedings of the 2016 on International Symposium on Physical Design, 2016

2003
Design flow and methodology for 50M gate ASIC.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003

2002
Improving Placement under the Constant Delay Model.
Proceedings of the 2002 Design, 2002

2001
Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs.
Proceedings of the 38th Design Automation Conference, 2001

1999
Circuit Optimization by Rewiring.
IEEE Trans. Computers, 1999

1997
Discrete Drive Selection for Continuous Sizing.
Proceedings of the Proceedings 1997 International Conference on Computer Design: VLSI in Computers & Processors, 1997

1996
Embedded tutorial: Speed - new paradigms in design for performance.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

Fast Boolean optimization by rewiring.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

1995
Efficient orthonormality testing for synthesis with pass-transistor selectors.
Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995

1994
Timing Verification and Optimization for the PowerPC<sup>TM</sup> Processor Family.
Proceedings of the Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1994

Grammar-Based Optimization of Synthesis Scenarios.
Proceedings of the Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1994

In the Driver's Seat of BooleDozer.
Proceedings of the Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1994

1992
Fanin Ordering in Multi-Slot Timing Analysis.
Proceedings of the Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1992

1990
The complexity of adaptive annealing.
Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1990

Optimal slicing of plane point placements.
Proceedings of the European Design Automation Conference, 1990

1988
Stop criteria in simulated annealing.
Proceedings of the Computer Design: VLSI in Computers and Processors, 1988


  Loading...