Masood Qazi

According to our database1, Masood Qazi authored at least 13 papers between 2008 and 2014.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2014
A 3.4-pJ FeRAM-Enabled D Flip-Flop in 0.13-µm CMOS for Nonvolatile Processing in Digital Systems.
IEEE J. Solid State Circuits, 2014

2013
Technique for Efficient Evaluation of SRAM Timing Failure.
IEEE Trans. Very Large Scale Integr. Syst., 2013

A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013

40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.
Proceedings of the Design, Automation and Test in Europe, 2013

2012
Circuit design for embedded memory in low-power integrated circuits.
PhD thesis, 2012

Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems.
IEEE Trans. Circuits Syst. II Express Briefs, 2012

A Low-Voltage 1 Mb FRAM in 0.13 µm CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin.
IEEE J. Solid State Circuits, 2012

2011
A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS.
IEEE J. Solid State Circuits, 2011

Challenges and Directions for Low-Voltage SRAM.
IEEE Des. Test Comput., 2011

A low-voltage 1Mb FeRAM in 0.13μm CMOS featuring time-to-digital sensing for expanded operating margin in scaled CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011

2010
A 512kb 8T SRAM macro operating down to 0.57V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm SOI CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis.
Proceedings of the Design, Automation and Test in Europe, 2010

2008
Breaking the simulation barrier: SRAM evaluation through norm minimization.
Proceedings of the 2008 International Conference on Computer-Aided Design, 2008


  Loading...