# Mohammad Eshghi

According to our database

Collaborative distances:

^{1}, Mohammad Eshghi authored at least 42 papers between 1995 and 2020.Collaborative distances:

## Timeline

#### Legend:

Book In proceedings Article PhD thesis Other## Links

#### Online presence:

#### On csauthors.net:

## Bibliography

2020

Secure decentralized peer-to-peer training of deep neural networks based on distributed ledger technology.

J. Supercomput., 2020

J. Circuits Syst. Comput., 2020

Detection of premature ventricular contraction (PVC) using linear and nonlinear techniques: an experimental study.

Clust. Comput., 2020

2019

J. Supercomput., 2019

2018

Microelectron. Reliab., 2018

Cost and power efficient FPGA based stereo vision system using directional graph transform.

J. Vis. Commun. Image Represent., 2018

J. Reliab. Intell. Environ., 2018

2017

J. Syst. Archit., 2017

Comparison of the deep-learning-based automated segmentation methods for the head sectioned images of the virtual Korean human project.

Proceedings of the Fifteenth IAPR International Conference on Machine Vision Applications, 2017

Automatic segmentation of head anatomical structures from sparsely-annotated images.

Proceedings of the IEEE International Conference on Cyborg and Bionic Systems, 2017

2016

Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology.

IEEE Trans. Very Large Scale Integr. Syst., 2016

Circuits Syst. Signal Process., 2016

2015

A fast placement algorithm for embedded just-in-time reconfigurable extensible processing platform.

J. Supercomput., 2015

J. Circuits Syst. Comput., 2015

J. Circuits Syst. Comput., 2015

Int. J. High Perform. Syst. Archit., 2015

Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.

Circuits Syst. Signal Process., 2015

A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.

Circuits Syst. Signal Process., 2015

2014

Signal Image Video Process., 2014

J. High Speed Networks, 2014

2013

Chaotic image encryption system using phase-magnitude transformation and pixel substitution.

Telecommun. Syst., 2013

ISC Int. J. Inf. Secur., 2013

2012

Design and Optimization of Single and Multiple-Loop Reversible and Quantum Feedback Circuits.

J. Circuits Syst. Comput., 2012

Int. J. Bifurc. Chaos, 2012

Non-linear active noise cancellation using a bacterial foraging optimisation algorithm.

IET Signal Process., 2012

Design and implementation of a real time and train less eye state recognition system.

EURASIP J. Adv. Signal Process., 2012

Comput. Electr. Eng., 2012

2011

Quantum Inf. Process., 2011

J. Circuits Syst. Comput., 2011

Proceedings of the 2nd IEEE International Conference on Networked Embedded Systems for Enterprise Applications, 2011

2010

PWL approximation of hyperbolic tangent and the first derivative for VLSI implementation.

Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering, 2010

An approach to recognize and pronounce words with alternative pronunciations in Farsi.

Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering, 2010

2009

Quantum Inf. Process., 2009

J. Circuits Syst. Comput., 2009

Efficient MRC-Based Residue to Binary Converters for the New Moduli Sets {2<sup>2<i>n</i></sup>, 2<sup><i>n</i></sup> -1, 2<sup><i>n</i>+1</sup> -1} and {2<sup>2<i>n</i></sup>, 2<sup><i>n</i></sup> -1, 2<sup><i>n</i>-1</sup> -1}.

IEICE Trans. Inf. Syst., 2009

Proceedings of the Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP 2009), 2009

Proceedings of the 17th European Signal Processing Conference, 2009

2008

Heuristic methods to use <i>don't cares</i> in automated design of reversible and quantum logic circuits.

Quantum Inf. Process., 2008

2007

Int. J. Speech Technol., 2007

The Computer-Brain Interface.

Proceedings of the 22nd International Conference on Computers and Their Applications, 2007

2005

Proceedings of the 13th European Signal Processing Conference, 2005

1995

J. VLSI Signal Process., 1995