Muhammad Ali

Orcid: 0000-0003-1810-3545

Affiliations:
  • TU Dresden, Germany


According to our database1, Muhammad Ali authored at least 10 papers between 2018 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Unlocking the Potential of RISC-V Heterogeneous MPSoC: A PANACA-Based Approach to Simulation and Modeling.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2023

2022
Application Specific Instruction-Set Processors for Machine Learning Applications.
Proceedings of the International Conference on Field-Programmable Technology, 2022

2021
A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs.
J. Signal Process. Syst., 2021

AITIA: Embedded AI Techniques for Industrial Applications.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

Power-Aware Computing Systems on FPGAs: A Survey.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing.
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021

2020
AITIA: Embedded AI Techniques for Embedded Industrial Applications.
Proceedings of the 2020 International Conference on Omni-layer Intelligent Systems, 2020

RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2020

2019
Modular Memory System for RISC-V Based MPSoCs on Xilinx FPGAs.
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019

2018
Low Power Image Processing Applications on FPGAs Using Dynamic Voltage Scaling and Partial Reconfiguration.
Proceedings of the 2018 Conference on Design and Architectures for Signal and Image Processing, 2018


  Loading...