Saroj Satapathy

Orcid: 0009-0004-5200-2160

According to our database1, Saroj Satapathy authored at least 7 papers between 2014 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
Complementary Reconfigurable Field-Effect Transistor-Based Hybrid 6T SRAM Cell as a Multibit Dot-Product Engine In-Memory-Computing.
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2026

2024
Advancing Low-Voltage Complementary Reconfigurable Field-Effect Transistor Operation with Reduced Schottky Barriers.
Proceedings of the Device Research Conference, 2024

2022
Aging Effects On Clock Gated Memory Phase Paths.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2022

2016
Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs.
Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016

Estimating delay differences of arbiter PUFs using silicon data.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
A revolving reference odometer circuit for BTI-induced frequency fluctuation measurements under fast DVFS transients.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

2014
A test circuit based on a ring oscillator array for statistical characterization of Plasma-Induced Damage.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014


  Loading...