Vinodh Gopal

According to our database1, Vinodh Gopal authored at least 12 papers between 1999 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Intel HEXL: Accelerating Homomorphic Encryption with Intel AVX512-IFMA52.
IACR Cryptol. ePrint Arch., 2021

2019
Toward Postquantum Security for Embedded Cores.
IEEE Micro, 2019

A 1.4GHz 20.5Gbps GZIP decompression accelerator in 14nm CMOS featuring dual-path out-of-order speculative Huffman decoder and multi-write enabled register file array.
Proceedings of the 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019, 2019

A 220-900mV 179Mcode/s 36pJ/code Canonical Huffman Encoder for DEFLATE Compression in 14nm CMOS.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019

2018
34.4Mbps 1.56Tbps/W DEFLATE Decompression Accelerator Featuring Block-Adaptive Huffman Decoder in 14nm Tri-Gate CMOS for IoT Platforms.
Proceedings of the 44th IEEE European Solid State Circuits Conference, 2018

A 280mV 3.1pJ/code Huffman Decoder for DEFLATE Decompression Featuring Opportunistic Code Skip and 3-way Symbol Generation in 14nm Tri-gate CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018

2012
Data De-duplication and Event Processing for Security Applications on an Embedded Processor.
Proceedings of the IEEE 31st Symposium on Reliable Distributed Systems, 2012

2011
Accelerated Processing of Secure Email by Exploiting Built-in Security Features on the Intel EP80579 Integrated Processor with Intel QuickAssist Technology.
Proceedings of the 30th IEEE Symposium on Reliable Distributed Systems Workshops, 2011

2009
A hybrid network coding technique for single-hop wireless networks.
IEEE J. Sel. Areas Commun., 2009

2008
Fast multiplication techniques for public key cryptography.
Proceedings of the 13th IEEE Symposium on Computers and Communications (ISCC 2008), 2008

2007
Fast Modular Reduction.
Proceedings of the 18th IEEE Symposium on Computer Arithmetic (ARITH-18 2007), 2007

1999
Techniques to Encode and Compress Fault Dictionaries.
Proceedings of the 17th IEEE VLSI Test Symposium (VTS '99), 1999


  Loading...