Xianghong Hu

Orcid: 0000-0002-1237-4945

According to our database1, Xianghong Hu authored at least 18 papers between 2019 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
An End-to-End Deep-Learning-Based Indirect Time-of-Flight Image Signal Processor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

2023
High-performance Reconfigurable DNN Accelerator on a Bandwidth-limited Embedded System.
ACM Trans. Embed. Comput. Syst., November, 2023

A Tiny Accelerator for Mixed-Bit Sparse CNN Based on Efficient Fetch Method of SIMO SPad.
IEEE Trans. Circuits Syst. II Express Briefs, August, 2023

MFAI: A Scalable Bayesian Matrix Factorization Approach to Leveraging Auxiliary Information.
CoRR, 2023

2022
TiNNA: A Tiny Accelerator for Neural Networks With Efficient DSP Optimization.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

A hardware-efficient computing engine for FPGA-based deep convolutional neural network accelerator.
Microelectron. J., 2022

An efficient loop tiling framework for convolutional neural network inference accelerators.
IET Circuits Devices Syst., 2022

A high speed processor for elliptic curve cryptography over NIST prime field.
IET Circuits Devices Syst., 2022

XPXP: improving polygenic prediction by cross-population and cross-phenotype analysis.
Bioinform., 2022

SDQ: Stochastic Differentiable Quantization with Mixed Precision.
Proceedings of the International Conference on Machine Learning, 2022

An Efficient Parallel Architecture for Convolutional Neural Networks Accelerator on FPGAs.
Proceedings of the HP3C 2022: 6th International Conference on High Performance Compilation, 2022

TAC-RAM: A 65nm 4Kb SRAM Computing-in-Memory Design with 57.55 TOPS/W supporting Multibit Matrix-Vector Multiplication for Binarized Neural Network.
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022

2021
Subgraph feature extraction based on multi-view dictionary learning for graph classification.
Knowl. Based Syst., 2021

Low-Power Reconfigurable Architecture of Elliptic Curve Cryptography for IoT.
IEICE Trans. Electron., 2021

2020
The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Bayesian weighted Mendelian randomization for causal inference based on summary statistics.
Bioinform., 2020

Modeling and Simulation of Energy Hub Considering Solid Oxide Fuel Cell and Power to Gas.
Proceedings of the 46th Annual Conference of the IEEE Industrial Electronics Society, 2020

2019
A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks.
IEEE Access, 2019


  Loading...