Yen-Chin Liao

Orcid: 0000-0002-3575-3657

According to our database1, Yen-Chin Liao authored at least 26 papers between 2004 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
A 38.64-Gb/s Large-CPM 2-KB LDPC Decoder Implementation for nand Flash Memories.
IEEE Open J. Circuits Syst., 2022

UP-GDBF: A 19.3 Gbps Error Floor Free 4KB LDPC Decoder for NAND Flash Applications.
IEEE Open J. Circuits Syst., 2022

A Clustering-based ML Scheme for Capacity Approaching Soft Level Sensing in 3D TLC NAND.
Proceedings of the IEEE International Conference on Acoustics, 2022

An Attention-based Neural Network on Multiple Speaker Diarization.
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022

2021
A Two-Stage Path Planning Engine for Robot Navigation System.
Proceedings of the 34th IEEE International System-on-Chip Conference, 2021

A 33.2 Gbps/Iter. Reconfigurable LDPC Decoder Fully Compliant with 5G NR Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
Embedding Hierarchical Signal to Siamese Network for Fast Name Rectification.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020

2019
A (21150, 19050) GC-LDPC Decoder for NAND Flash Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

ML-based Thermal Sensor Calibration by Bivariate Gaussian Mixture Model Estimation.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

2018
A 1.86mJ/Gb/query bit-plane payload machine learning processor in 90nm CMOS.
Proceedings of the 2018 International Symposium on VLSI Design, 2018

Generalized Globally-Coupled Low-Density Parity-Check Codes.
Proceedings of the IEEE Information Theory Workshop, 2018

Scalable Globally-Coupled Low-Density Parity Check Codes.
Proceedings of the 10th IEEE International Symposium on Turbo Codes & Iterative Information Processing, 2018

A 188-Length Full Code Rate 333Mbps 1.08mm<sup>2</sup> Radix-4 Hybrid-Trellis Turbo Decoder with Zero Patching for 3GPP LTE-A.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2015
Design of LT code degree distribution with profiled output ripple size.
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015

A 3.46 Gb/s (9141, 8224) LDPC-based ECC scheme and on-line channel estimation for solid-state drive applications.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2013
Integrating Non-Repetitive LT Encoders With Modified Distribution to Achieve Unequal Erasure Protection.
IEEE Trans. Multim., 2013

Modified Robust Soliton Distribution (MRSD) with Improved Ripple Size for LT Codes.
IEEE Commun. Lett., 2013

Adjusted robust Soliton distribution (ARSD) with reshaped ripple size for LT codes.
Proceedings of the International Conference on Wireless Communications and Signal Processing, 2013

2012
Non-repetitive encoding with increased degree-1 encoding symbols for LT codes.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2008
Structured LDPCcodes with low error floor based on PEG tanner graphs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Early-Pruned K-Best Sphere Decoding Algorithm Based on Radius Constraints.
Proceedings of IEEE International Conference on Communications, 2008

2007
Self-Compensation Technique for Simplified Belief-Propagation Algorithm.
IEEE Trans. Signal Process., 2007

Low-complexity Prediction Techniques of K-best Sphere Decoding for MIMO Systems.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007

2006
Carry Estimation for Two's Complement Fixed-Width Multipliers.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2006

A self-compensation fixed-width booth multiplier and its 128-point FFT applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2004
Static floating-point unit with implicit exponent tracking for embedded DSP.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004


  Loading...