Yifan Wang

Affiliations:
  • RWTH Aachen University, Chair of Integrated Analog Circuits, Germany


According to our database1, Yifan Wang authored at least 12 papers between 2008 and 2014.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2014
A 1.2V, 2.7mA receiver front-end for bluetooth low energy applications.
Proceedings of the 2014 IEEE Radio and Wireless Symposium, 2014

A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

An HDL-Based System Design Methodology for Multistandard RF SoC's.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

2013
A Novel Low-Effort Demodulator for Low Power Short Range Wireless Transceivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

A 1.7mW quadrature bandpass ΔΣ ADC with 1MHz BW and 60dB DR at 1MHz IF.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Comparison of modeling approaches through hierarchical behavioral modeling of a GNSS receiver front-end.
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013

2010
Hierarchical generation of pin accurate SystemC models based on RF circuit schematics.
Proceedings of the 2010 IEEE International Behavioral Modeling and Simulation Conference, 2010

2009
Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009

Event gesteuerte Modellierung analoger Frontends für die funktionale Verifikation des RF-SoCs.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2009

Formal approaches to analog circuit verification.
Proceedings of the Design, Automation and Test in Europe, 2009

Event driven analog modeling for the verification of PLL frequency synthesizers.
Proceedings of the 2009 IEEE International Behavioral Modeling and Simulation Workshop, 2009

2008
Issues on View Switching for RF SoC Verification.
Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop, 2008


  Loading...