Yoonah Paik

Orcid: 0000-0002-8294-1079

According to our database1, Yoonah Paik authored at least 10 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Optimal Model Partitioning with Low-Overhead Profiling on the PIM-based Platform for Deep Learning Inference.
ACM Trans. Design Autom. Electr. Syst., March, 2024

2023
PISA-DMA: Processing-in-Memory Instruction Set Architecture Using DMA.
IEEE Access, 2023

BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM.
IEEE Access, 2023

2022
Silent-PIM: Realizing the Processing-in-Memory Computing With Standard Memory Requests.
IEEE Trans. Parallel Distributed Syst., 2022

Achieving the Performance of All-Bank In-DRAM PIM With Standard Memory Interface: Memory-Computation Decoupling.
IEEE Access, 2022

2021
Tile-based Code Generation for Efficiently Accessing to Scratchpad Memory.
Proceedings of the International Conference on Electronics, Information, and Communication, 2021

2020
Generating Representative Test Sequences from Real Workload for Minimizing DRAM Verification Overhead.
ACM Trans. Design Autom. Electr. Syst., 2020

2019
Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory Management.
ACM Trans. Design Autom. Electr. Syst., 2019

Design of Processing-"Inside"-Memory Optimized for DRAM Behaviors.
IEEE Access, 2019

2016
High-throughput low-area design of AES using constant binary matrix-vector multiplication.
Microprocess. Microsystems, 2016


  Loading...