Youngchul Cho

According to our database1, Youngchul Cho authored at least 12 papers between 2000 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
NNStreamer: Stream Processing Paradigm for Neural Networks, Toward Efficient Development and Execution of On-Device AI Applications.
CoRR, 2019

2017
A space- and energy-efficient code Compression/Decompression technique for coarse-grained reconfigurable architectures.
Proceedings of the 2017 International Symposium on Code Generation and Optimization, 2017

2012
Case Study: Verification Framework of Samsung Reconfigurable Processor.
Proceedings of the 13th International Workshop on Microprocessor Test and Verification, 2012

2009
Code decomposition and recomposition for enhancing embedded software performance.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009

2007
Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip.
Des. Autom. Embed. Syst., 2007

Buffer Size Reduction through Control-Flow Decomposition.
Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007), 2007

Low Runtime-Overhead Software Synthesis for Communicating Concurrent Processes.
Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping (RSP 2007), 2007

2005
Scheduler implementation in MP SoC design.
Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

2003
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design.
Proceedings of the 2003 Design, 2003

Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design.
Proceedings of the Embedded Software for SoC, 2003

2000
Fast Hardware-Software Coverification by Optimistic Execution of Real Processor.
Proceedings of the 2000 Design, 2000

Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model.
Proceedings of the Eighth International Workshop on Hardware/Software Codesign, 2000


  Loading...