Mansureh S. Moghaddam

Orcid: 0000-0002-8587-0405

Affiliations:
  • Seoul National University, Department of Electrical and Computer Engineering, South Korea
  • Indian Institute of Technology Delhi, Department of Computer Science and Engineering, India


According to our database1, Mansureh S. Moghaddam authored at least 11 papers between 2012 and 2018.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression.
ACM Trans. Archit. Code Optim., 2018

Architectures and algorithms for user customization of CNNs.
Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018

2017
Reconfigurable Architectures.
Proceedings of the Handbook of Hardware/Software Codesign., 2017

Optimal mapping of program overlays onto many-core platforms with limited memory capacity.
Des. Autom. Embed. Syst., 2017

FPGA implementation of convolutional neural network based on stochastic computing.
Proceedings of the International Conference on Field Programmable Technology, 2017

A space- and energy-efficient code Compression/Decompression technique for coarse-grained reconfigurable architectures.
Proceedings of the 2017 International Symposium on Code Generation and Optimization, 2017

Incremental training of CNNs for user customization: work-in-progress.
Proceedings of the 2017 International Conference on Compilers, 2017

2015
Partial Reconfiguration for Dynamic Mapping of Task Graphs onto 2D Mesh Platform.
Proceedings of the Applied Reconfigurable Computing - 11th International Symposium, 2015

2014
Mapping Tasks to a Dynamically Reconfigurable Coarse Grained Array.
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014

2013
Design and Implementation of High Performance Architectures with Partially Reconfigurable CGRAs.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

2012
reMORPH: A Runtime Reconfigurable Architecture.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012


  Loading...