Zhizhan Yang
Orcid: 0000-0002-5147-704X
According to our database1,
Zhizhan Yang authored at least 11 papers
between 2018 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
A 0.068mm<sup>2</sup> 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2<sup>nd</sup>-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoMT and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% Tuning Range.
Proceedings of the IEEE International Solid-State Circuits Conference, 2026
2025
An 840-to-970 MHz Multimodal Wake-Up Receiver With a Q-Equalized Antenna-ED Interface and 2-Dimensional Wake-Up Identification.
IEEE Trans. Circuits Syst. I Regul. Pap., March, 2025
A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory- Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell.
IEEE J. Solid State Circuits, January, 2025
A 94.8nW Battery-Free Intelligent Silicon Platform Enabling Distributed, Adaptive, and Event-Driven Multimodal Sensing at the Edge.
Proceedings of the IEEE International Solid-State Circuits Conference, 2025
A 0.6V Digital-intensive Pulse Injection 32-kHz Crystal Oscillator Using Stacked Logic Gates.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2025
2024
IEEE J. Solid State Circuits, November, 2024
A Complementary Drain-Grounded VCO-PA Improving Transmit Efficiency Over a Wide EIRP Range.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2024
2023
IEEE Trans. Circuits Syst. II Express Briefs, 2023
A ULP Long-Range Active-RF Tag with Automatic Antenna-Interface Calibration Achieving 20.5% TX Efficiency at -22dBm EIRP, and -60.4dBm Sensitivity at 17.8nW RX Power.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
2019
J. Circuits Syst. Comput., 2019
2018
Microelectron. Reliab., 2018