Zhongjian Chen
Orcid: 0000-0003-4211-5511
  According to our database1,
  Zhongjian Chen
  authored at least 52 papers
  between 2011 and 2025.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
  2025
An Energy-Efficient Four-Channel Interface ASIC for IRFPAs With Optimized Resistor-Sharing Technique Achieving 88.1-dB SNDR.
    
  
    IEEE Trans. Very Large Scale Integr. Syst., October, 2025
    
  
Two-Way Garment Transfer: Unified Diffusion Framework for Dressing and Undressing Synthesis.
    
  
    CoRR, August, 2025
    
  
A High-Voltage-Compliant 86% Peak Efficiency Current-Mode Stimulator With Dynamic Voltage Supply for Implantable Medical Devices.
    
  
    IEEE J. Solid State Circuits, July, 2025
    
  
A 1-MS/s 64-Channel Data Acquisition System With Full-Scale Input Range for Area-Sensitive Application Achieved 165.3-dB FoM<sub>S</sub>/Ch.
    
  
    IEEE Trans. Very Large Scale Integr. Syst., June, 2025
    
  
An Energy-Efficient Capacitance-to-Digital Converter With Top and Bottom Plate Sampling for Pressure Sensors.
    
  
    IEEE Trans. Circuits Syst. II Express Briefs, May, 2025
    
  
6.6 A 320×256 6.9mW 2.2mK-NETD 120.4dB-DR LW-IRFPA with Pixel-Paralleled Light-Driven 20b Current-to-Phase ADC.
    
  
    Proceedings of the IEEE International Solid-State Circuits Conference, 2025
    
  
  2024
    IEEE Trans. Circuits Syst. II Express Briefs, December, 2024
    
  
An Interface Chip for Atomic Sensor With Highly Integration Using Multi-Voltage Reference.
    
  
    IEEE Trans. Circuits Syst. II Express Briefs, June, 2024
    
  
A 12-μm Pixel Pitch 640×512 Resolution 120 °C Operating Range TEC-Less Bolometric Infrared Imager With Ultra Low Responsivity Drift.
    
  
    IEEE Trans. Circuits Syst. II Express Briefs, March, 2024
    
  
A 27.5 fJ/step SAR Capacitance-to-Digital Converter Based on Correlated Double Sampling.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
    
  
An Event-Driven High-Speed Imaging and Trace Detection ROIC for Cryogenic Infrared FPAs.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
    
  
  2023
A multichannel readout integrated circuit with column-wise pseudo differential extended counting ADCs for an uncooled infrared focal plane array based on silicon diodes.
    
  
    Microelectron. J., September, 2023
    
  
A Low-Power DROIC With Extended-Counting ADC for Uncooled Infrared Silicon Diode Detectors.
    
  
    IEEE Trans. Circuits Syst. II Express Briefs, June, 2023
    
  
A 10-Bit 15 V-Compliant Bi-Phasic Current-Mode Vagus Nerve Stimulation Circuit in 180 nm BCD Technology.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
    
  
A 15.7-V-Compliant 86% Peak Efficiency Current-Mode Stimulator With Dynamic Voltage Supply for Implantable Medical Devices.
    
  
    Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023
    
  
A 128-electrodes Neural Probe with 30*55 µm<sup>2</sup> Channel Area Low-power CCO-based ADC.
    
  
    Proceedings of the 15th IEEE International Conference on ASIC, 2023
    
  
High Frame Rate High Precision ROIC with Pixel-level CCO-Based ADC for Infrared FPAs.
    
  
    Proceedings of the 15th IEEE International Conference on ASIC, 2023
    
  
  2022
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
    
  
Research on collaborative filtering recommendation method of online learning resources based on learner model.
    
  
    Proceedings of the 5th IEEE International Conference on Information Systems and Computer Aided Education, 2022
    
  
  2021
A 0.084% Nonlinearity Open-Loop Capacitive Micro-Accelerometer with On-Chip Digital Nonlinearity Calibration and Embedded EEPROM.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
    
  
A Readout Circuit with Current-Compensation-Based Extended-Counting ADC for 1024×768 Diode Uncooled Infrared Imagers.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
    
  
Low Power Readout Integrated Circuit with PFM-based ADCs Employing Residue Quantization for Uncooled Infrared Imagers.
    
  
    Proceedings of the 14th IEEE International Conference on ASIC, 2021
    
  
    Proceedings of the 14th IEEE International Conference on ASIC, 2021
    
  
    Proceedings of the 14th IEEE International Conference on ASIC, 2021
    
  
A low noise fully-integrated readout electronic with pile-up rejector for particle detector.
    
  
    Proceedings of the 14th IEEE International Conference on ASIC, 2021
    
  
  2020
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
    
  
  2019
A 16-bit 64-channel 2-order Incremental Σ-Δ ADC with On-Chip Decimator for X-ray Detections.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
    
  
A Low-Power Single-Slope based 14-bit Column-Level ADC for 384×288 Uncooled Infrared Imager.
    
  
    Proceedings of the 13th IEEE International Conference on ASIC, 2019
    
  
    Proceedings of the 13th IEEE International Conference on ASIC, 2019
    
  
  2018
A Sub-1ppm/°C Current-Mode CMOS Bandgap Reference With Piecewise Curvature Compensation.
    
  
    IEEE Trans. Circuits Syst. I Regul. Pap., 2018
    
  
A Low-Noise High-G Closed-Loop Capacitive Accelerometer Using DC-Blocking Technique for Reduction of Power Dissipation.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
    
  
  2017
A High-Voltage Closed-Loop SC Interface for a ± 50 g Capacitive Micro-Accelerometer With 112.4 dB Dynamic Range.
    
  
    IEEE Trans. Circuits Syst. I Regul. Pap., 2017
    
  
A low-noise fully-differential open-loop interface for high-G capacitive micro-accelerometers with 112.2 dB dynamic range.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
    
  
A2.1-ppm/°C current-mode CMOS bandgap reference with piecewise curvature compensation.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
    
  
    Proceedings of the 12th IEEE International Conference on ASIC, 2017
    
  
A low-power self-calibration digital-output CMOS temperature sensor with ±0.1°C inaccuracy from -40°C to 85°C.
    
  
    Proceedings of the 12th IEEE International Conference on ASIC, 2017
    
  
A self-adaptive digital calibration technique for multi-channel high resolution capacitive SAR ADCs.
    
  
    Proceedings of the 12th IEEE International Conference on ASIC, 2017
    
  
  2016
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
    
  
A novel low-power readout structure with 1/2 sub-scan time-delay-integration and DLL-based A/D for 1024×6 infrared focal plane array.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
    
  
A 14-bit differential-ramp single-slope column-level ADC for 640×512 uncooled infrared imager.
    
  
    Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
    
  
  2015
    Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
    
  
A 15-bit two-step pixel-level ADC for 17μm-pitch low-power and high-dynamic-range IRFPA.
    
  
    Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
    
  
A low-noise interface for MEMS vibration gyroscope based on a novel power-efficient C/V conversion structure.
    
  
    Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
    
  
  2014
Designing of a micromachined gyroscope system with a closed-loop DC biased interface ASIC.
    
  
    Sci. China Inf. Sci., 2014
    
  
Linearity analysis of closed-loop capacitive accelerometer due to distance mismatch between plates and the influence of compensation capacitor array.
    
  
    Sci. China Inf. Sci., 2014
    
  
  2013
A Low Power High Resolution ROIC Design with 14-Bit column-Level ADC for 384 × 288 IRFPA.
    
  
    J. Circuits Syst. Comput., 2013
    
  
A capacitive Interface Circuit with capacitor mismatch Auto-compensation for MEMS gyroscope.
    
  
    J. Circuits Syst. Comput., 2013
    
  
    J. Circuits Syst. Comput., 2013
    
  
Two-stage charge sensitive amplifier with self-biased MOS transistor as continuous reset system.
    
  
    Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
    
  
  2011
An integrated readout circuit for personal dosimetry with phase-shift compensation technique to improve stability.
    
  
    Microelectron. J., 2011