Yimao Cai
Orcid: 0000-0002-6854-8211
According to our database1,
Yimao Cai
authored at least 30 papers
between 2008 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A Perspective of Using Frequency-Mixing as Entropy in Random Number Generation for Portable Hardware Cybersecurity IP.
IEEE Trans. Inf. Forensics Secur., 2024
2023
Proceedings of the International Joint Conference on Neural Networks, 2023
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
A High-Throughput and Configurable TRNG Based on Dual-Mode Memristor for Stochastic Computing.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
Proceedings of the 15th IEEE International Conference on ASIC, 2023
2022
PIMulator-NN: An Event-Driven, Cross-Level Simulation Framework for Processing-In-Memory-Based Neural Network Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
In Materia Neuron Spiking Plasticity for Sequential Event Processing Based on Dual-Mode Memristor.
Adv. Intell. Syst., 2022
Proceedings of the Collaborative Computing: Networking, Applications and Worksharing, 2022
2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
Sci. China Inf. Sci., 2021
Sci. China Inf. Sci., 2021
A High Accuracy Multiple-Command Speech Recognition ASIC Based on Configurable One-Dimension Convolutional Neural Network.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
Rotational Pattern Recognition by Spiking Correlated Neural Network Based on Dual-Gated MoS 2 Neuristor.
Adv. Intell. Syst., 2020
MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
2019
Investigation of NbO<sub><i>x</i></sub>-based volatile switching device with self-rectifying characteristics.
Sci. China Inf. Sci., 2019
Enhance the Robustness to Time Dependent Variability of ReRAM-Based Neuromorphic Computing Systems with Regularization and 2R Synapse.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
2018
Integration of biocompatible organic resistive memory and photoresistor for wearable image sensing application.
Sci. China Inf. Sci., 2018
Hiearchical Crossbar Design for ReRAM based Write Variation Inhibition on-chip learning.
Proceedings of the Non-Volatile Memory Technology Symposium, 2018
Proceedings of the Non-Volatile Memory Technology Symposium, 2018
Enhancement of HfO2 Based RRAM Performance Through Hexagonal Boron Nitride Interface Layer.
Proceedings of the Non-Volatile Memory Technology Symposium, 2018
2017
A 0.13μm 64Mb HfOx ReRAM using configurable ramped voltage write and low read-disturb sensing techniques for reliability improvement.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
A neural network circuit with associative learning and forgetting process based on memristor neuromorphic device.
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2016
Proceedings of the 2016 IEEE International 3D Systems Integration Conference, 2016
2015
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015
Influence of selector-introduced compliance current on HfOx RRAM switching operation.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015
2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
2011
Design and Implementation of a Peripheral Bus Based on a New Kind of Reconfigurable System.
Proceedings of the IEEE Ninth International Conference on Dependable, 2011
2008
Novel vertical channel double gate structures for high density and low power flash memory applications.
Sci. China Ser. F Inf. Sci., 2008