Arwa Ben Dhia

According to our database1, Arwa Ben Dhia authored at least 16 papers between 2012 and 2015.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
A novel analytical method for defect tolerance assessment.
Microelectron. Reliab., 2015

A dual-rail compact defect-tolerant multiplexer.
Microelectron. Reliab., 2015

Stochastic computation with Spin Torque Transfer Magnetic Tunnel Junction.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

2014
A defect-tolerant multiplexer using differential logic for FPGAs.
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, 2014

Improving the robustness of a switch box in a mesh of clusters FPGA.
Proceedings of the 15th Latin American Test Workshop, 2014

Impact of Cluster Size on Routability, Testability and Robustness of a Cluster in a Mesh FPGA.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014

Comparative study of defect-tolerant multiplexers for FPGAs.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014

Cross logic: A new approach for defect-tolerant circuits.
Proceedings of the 2014 IEEE International Conference on IC Design & Technology, 2014

2013
SNaP: A novel hybrid method for circuit reliability assessment under multiple faults.
Microelectron. Reliab., 2013

A defect-tolerant area-efficient multiplexer for basic blocks in SRAM-based FPGAs.
Microelectron. Reliab., 2013

Comparison of fault-tolerant fabless CLBs in SRAM-based FPGAs.
Proceedings of the 14th Latin American Test Workshop, 2013

A defect-tolerant cluster in a mesh SRAM-based FPGA.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013

Evaluating CLB designs under multiple SETs in SRAM-based FPGAs.
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013

2012
Analyzing and alleviating the impact of errors on an SRAM-based FPGA cluster.
Proceedings of the 18th IEEE International On-Line Testing Symposium, 2012

Automatic selective hardening against soft errors: A cost-based and regularity-aware approach.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

A new fault-tolerant architecture for CLBs in SRAM-based FPGAs.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012


  Loading...