Avinash Malik
Orcid: 0000-0002-7524-8292
According to our database1,
Avinash Malik
authored at least 78 papers
between 2008 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
A comparison of machine learning and econometric models for pricing perpetual Bitcoin futures and their application to algorithmic trading.
Expert Syst. J. Knowl. Eng., December, 2023
IEEE Trans. Software Eng., August, 2023
2022
Energy-aware scheduling, compilation, and execution of hard-real-time multi-task Java programs.
Microprocess. Microsystems, November, 2022
Microprocess. Microsystems, March, 2022
IEEE J. Biomed. Health Informatics, 2022
IEEE Trans. Computers, 2022
A framework for the design of a closed-loop gastric pacemaker for treating conduction block.
Comput. Methods Programs Biomed., 2022
Proceedings of the 20th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2022
Robust hardware-software Co-simulation framework for design and validation of Hybrid Systems.
Proceedings of the 20th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2022
2021
IEEE Trans. Intell. Transp. Syst., 2021
Adaptive step size numerical integration for stochastic differential equations with discontinuous drift and diffusion.
Numer. Algorithms, 2021
Basis Function Based Data Driven Learning for the Inverse Problem of Electrocardiography.
CoRR, 2021
Biomed. Signal Process. Control., 2021
2020
Closing the Loop: Validation of Implantable Cardiac Devices With Computational Heart Models.
IEEE J. Biomed. Health Informatics, 2020
ACM Trans. Embed. Comput. Syst., 2020
IEEE Trans. Biomed. Eng., 2020
Comput. Biol. Medicine, 2020
Design of a closed-loop gastric pacemaker for modulating dysrhythmic conduction patterns via extracellular potentials.
Proceedings of the 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2020
2019
IEEE Trans. Biomed. Eng., 2019
Microprocess. Microsystems, 2019
Allocation and scheduling of SystemJ programs on chip multiprocessors with weighted TDMA scheduling.
J. Syst. Archit., 2019
Comput. Biol. Medicine, 2019
Investment Recommendation System for Low-Liquidity Online Peer to Peer Lending (P2PL) Marketplaces.
Proceedings of the Twelfth ACM International Conference on Web Search and Data Mining, 2019
Recommendation Engine for Lower Interest Borrowing on Peer to Peer Lending (P2PL) Platform.
Proceedings of the 2019 IEEE/WIC/ACM International Conference on Web Intelligence, 2019
A compositional semantics of Simulink/Stateflow based on quantized state hybrid automata.
Proceedings of the 17th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2019
Towards Formal Modeling and Analysis of SystemJ GALS Systems using Coloured Petri Nets.
Proceedings of the 17th IEEE International Conference on Industrial Informatics, 2019
Proceedings of the Architecture of Computing Systems - ARCS 2019, 2019
2018
IEEE Trans. Intell. Transp. Syst., 2018
IEEE Trans. Ind. Informatics, 2018
ACM Trans. Cyber Phys. Syst., 2018
IEEE Trans. Biomed. Eng., 2018
Satisfiability modulo theory (SMT) formulation for optimal scheduling of task graphs with communication delay.
Comput. Oper. Res., 2018
Proceedings of the TENCON 2018, 2018
Rethinking the Validation Process for Medical Devices: A Cardiac Pacemaker Case Study.
Proceedings of the 21st IEEE International Symposium on Real-Time Distributed Computing, 2018
Proceedings of the 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2018
A machine learning approach to reconstruction of heart surface potentials from body surface potentials.
Proceedings of the 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2018
2017
Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ.
ACM Trans. Design Autom. Electr. Syst., 2017
ACM Trans. Embed. Comput. Syst., 2017
ACM Trans. Embed. Comput. Syst., 2017
Using design space exploration for finding schedules with guaranteed reaction times of synchronous programs on multi-core architecture.
J. Syst. Archit., 2017
Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2017
Proceedings of the 20th IEEE International Symposium on Real-Time Distributed Computing, 2017
An intracardiac electrogram model to bridge virtual hearts and implantable cardiac devices.
Proceedings of the 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2017
2016
Times Square - Marriage of Real-Time and Logical-Time in GALS and Synchronous Languages.
J. Signal Process. Syst., 2016
IEEE Trans. Parallel Distributed Syst., 2016
ACM Trans. Archit. Code Optim., 2016
CoRR, 2016
Hybrid automata models of cardiac ventricular electrophysiology for real-time computational applications.
Proceedings of the 38th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2016
Modular code generation for emulating the electrical conduction system of the human heart.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
Proceedings of the ARCH@CPSWeek 2016, 2016
2015
Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times.
ACM Trans. Design Autom. Electr. Syst., 2015
Heuristics on Reachability Trees for Bicriteria Scheduling of Stream Graphs on Heterogeneous Multiprocessor Architectures.
ACM Trans. Embed. Comput. Syst., 2015
CoRR, 2015
A unified framework for modeling and implementation of hybrid systems with synchronous controllers.
CoRR, 2015
Comput. Lang. Syst. Struct., 2015
Reducing Worst Case Reaction Time of Synchronous Programs on Chip-multiprocessors with Application-Specific TDMA Scheduling.
Proceedings of the 13th International Workshop on Java Technologies for Real-time and Embedded Systems, 2015
Schedule Synthesis for Time-Triggered Multi-hop Wireless Networks with Retransmissions.
Proceedings of the IEEE 18th International Symposium on Real-Time Distributed Computing, 2015
FPGA-based Mixed-Criticality Execution Platform for SystemJ and the Internet of Industrial Things.
Proceedings of the IEEE 18th International Symposium on Real-Time Distributed Computing, 2015
2014
Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems, 2014
Times square - marriage of real-time and logical-time in GALS and synchronous languages.
Proceedings of the 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014
TACO: A scalable framework for timing analysis and code optimization of synchronous programs.
Proceedings of the 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014
Proceedings of the 12th International Workshop on Java Technologies for Real-time and Embedded Systems, 2014
An improved simulated annealing heuristic for static partitioning of task graphs onto heterogeneous architectures.
Proceedings of the 20th IEEE International Conference on Parallel and Distributed Systems, 2014
Proceedings of the 2014 IEEE Emerging Technology and Factory Automation, 2014
2013
ACM Trans. Embed. Comput. Syst., 2013
ACM Trans. Archit. Code Optim., 2013
A New Design Paradigm for Designing Reactive Pervasive Concurrent Systems with an Ambient Intelligence Example.
Proceedings of the 12th IEEE International Conference on Trust, 2013
Proceedings of the 12th IEEE International Conference on Trust, 2013
2012
Formal Semantics, Compilation and Execution of the GALS Programming Language DSystemJ.
IEEE Trans. Parallel Distributed Syst., 2012
System-level approach to the design of a smart distributed surveillance system using systemj.
ACM Trans. Embed. Comput. Syst., 2012
2011
Proceedings of the 11th International Conference on Application of Concurrency to System Design, 2011
2010
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
2009
ACM Trans. Design Autom. Electr. Syst., 2009
A customizable multiprocessor for Globally Asynchronous Locally Synchronous execution.
Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems, 2009
2008
Proceedings of the 13th Asia-Pacific Computer Systems Architecture Conference, 2008