C. Bernard Shung

According to our database1, C. Bernard Shung authored at least 22 papers between 1990 and 2008.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset.
IEEE Micro, 2008

2003
A neural fuzzy resource manager for hierarchical cellular systems supporting multimedia services.
IEEE Trans. Veh. Technol., 2003

2001
A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications.
IEEE J. Solid State Circuits, 2001

2000
A QoS-guaranteed fuzzy channel allocation controller for hierarchical cellular systems.
IEEE Trans. Veh. Technol., 2000

Two systolic architectures for modular multiplication.
IEEE Trans. Very Large Scale Integr. Syst., 2000

1999
New serial architecture for the Berlekamp-Massey algorithm.
IEEE Trans. Commun., 1999

1998
A combined channel assignment mechanism for hierarchical cellular systems.
Comput. Commun., 1998

A (208, 192;8) Reed-Solomon decoder for DVD application.
Proceedings of the 1998 IEEE International Conference on Communications, 1998

1997
Event-Driven Power Estimation of CMOS Circuits.
J. Circuits Syst. Comput., 1997

Quasi-pushout cell discarding.
IEEE Commun. Lett., 1997

Reactive Bandwidth Arbitration for Priority and Multicasting Control in ATM Switching.
Proceedings of the 1997 IEEE International Conference on Communications: Towards the Knowledge Millennium, 1997

1996
Queue Management for Shared Buffer and Shared Multi-Buffer ATM Switches.
Proceedings of the Proceedings IEEE INFOCOM '96, 1996

1994
Fault-Tolerant Architectures for Shared Buffer Memory Switch.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1993
Generalized trace-back techniques for survivor memory management in the Viterbi algorithm.
J. VLSI Signal Process., 1993

Area-efficient architectures for the Viterbi algorithm II. Applications.
IEEE Trans. Commun., 1993

Area-efficient architectures for the Viterbi algorithm. I. Theory.
IEEE Trans. Commun., 1993

A Multi-phase Shared Bus Structure for the Fast Fourier Transform.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993

1992
Crossing distribution.
Proceedings of the conference on European design automation, 1992

1991
An integrated CAD system for algorithm-specific IC design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991

Exact bounds for Viterbi detector path metric differences.
Proceedings of the 1991 International Conference on Acoustics, 1991

General in-place scheduling for the Viterbi algorithm.
Proceedings of the 1991 International Conference on Acoustics, 1991

1990
Design issues of a rate 8/10 matched-spectral-null trellis code chip for partial response channels.
Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1990


  Loading...