Carlos A. López-Barrio

According to our database1, Carlos A. López-Barrio authored at least 16 papers between 1993 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
An ultra-low power deep sub-micron fast start-up circuit with added line regulation.
Proceedings of the XXXV Conference on Design of Circuits and Integrated Systems, 2020

2019
A 365mV, 13nW CMOS-only energy harvested reference voltage for RFID applications in 40nm technology.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019

2018
Performance-oriented Implementation of Hilbert Filters on FPGAs.
Proceedings of the Conference on Design of Circuits and Integrated Systems, 2018

2017
Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Advanced integration of variability and degradation in RRAM SPICE compact models.
Proceedings of the 14th International Conference on Synthesis, 2017

2013
A 0.0016 mm<sup>2</sup> 0.64 nJ Leakage-Based CMOS Temperature Sensor.
Sensors, 2013

2012
Improving Hardware Reuse through XML-based Interface Encapsulation.
Proceedings of the 17th IEEE International Conference on Engineering of Complex Computer Systems, 2012

2009
Exploring performance-power trade-offs for look-up tables in SRAM-based FPGAs.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems.
Proceedings of the Reconfigurable Computing: Architectures, 2009

2008
A hardware mechanism to reduce the energy consumption of the register file of in-order architectures.
Int. J. Embed. Syst., 2008

2007
Thermal Characterization and Thermal Management in Processor-Based Systems.
Proceedings of the Power-aware Computing Systems, 21.01. - 26.01.2007, 2007

2006
Automated design space exploration of FPGA-based FFT architectures based on area and power estimation.
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006

1997
Guest Editor's Introduction: Design, Design Automation, and Test in Europe.
IEEE Des. Test Comput., 1997

1993
Generation of Optimized Single Distributions of Weights for Random Built-in Self-Test.
Proceedings of the Proceedings IEEE International Test Conference 1993, Designing, Testing, and Diagnostics, 1993

Distributed Implementation of an ATPG System Using Dynamic Fault Allocation.
Proceedings of the Proceedings IEEE International Test Conference 1993, Designing, Testing, and Diagnostics, 1993

A dynamic communication strategy for the distributed ATPG system DPLATON.
Proceedings of the European Design Automation Conference 1993, 1993


  Loading...