Chenxin Liu

Orcid: 0000-0002-5645-3688

According to our database1, Chenxin Liu authored at least 27 papers between 2013 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
A 142-164-GHz Phased-Array AiP Module With High-Power-Density and High-Efficiency Transceiver in 65-nm CMOS for 6G UE.
IEEE J. Solid State Circuits, April, 2026

A 52 Gb/s 8.9-dBm EIRP 300-GHz-Band Amplifier-Last Outphasing Transmitter With Path Mismatch Calibration in 65-nm CMOS.
IEEE J. Solid State Circuits, April, 2026

The GaoYao Benchmark: A Comprehensive Framework for Evaluating Multilingual and Multicultural Abilities of Large Language Models.
CoRR, April, 2026

C-Mining: Unsupervised Discovery of Seeds for Cultural Data Synthesis via Geometric Misalignment.
CoRR, April, 2026

Maintaining the consistency of small targets on invariant deep semantic structures.
Eng. Appl. Artif. Intell., 2026

2025
A Compact D-Band Phase Shifter With 0.1-Degree Phase Resolution and Ultra-Low Phase Error in 65-nm CMOS.
IEEE J. Solid State Circuits, October, 2025

A 640-Gb/s 4 × 4-MIMO D-Band CMOS Transceiver Chipset.
IEEE J. Solid State Circuits, April, 2025

Hyperspectral and Multispectral Image Fusion for Remotely Sensed Target Detection: A New Cloud-Edge Collaborative Approach.
IEEE Trans. Geosci. Remote. Sens., 2025

A 160-Gb/s D-Band Bi-Directional CMOS Mixer Covering 112-170 GHz for 6G Transceivers.
IEEE Solid State Circuits Lett., 2025

Experimental Testbed for Frequency-Division Multiplexed Joint Radar-Communication System Validation in D-Band Using a 65-nm CMOS Communication Transceiver.
IEEE Access, 2025

A D-Band CMOS Transceiver Chipset Supporting 640Gb/s Date Rate with 4?4 Line-of-Sight MIMO.
Proceedings of the 30th Asia and South Pacific Design Automation Conference, 2025

2024
A Sub-THz Full-Duplex Phased-Array Transceiver With Self-Interference Cancellation and LO Feedthrough Suppression.
IEEE J. Solid State Circuits, April, 2024

A Low-Power Radiation-Hardened Ka-Band CMOS Phased-Array Receiver for Small Satellite Constellation.
IEEE J. Solid State Circuits, February, 2024

A 640-Gb/s 4×4-MIMO D-Band CMOS Transceiver Chipset.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024

24.3 A 236-to-266GHz 4-Element Amplifier-Last Phased-Array Transmitter in 65nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024

300-GHz-Band InP HBT Power Amplifier and InP-CMOS Hybrid Phased-Array Transmitter.
Proceedings of the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium, 2024

A Compact D-Band Phase Shifter with 0.1-degree Phase Resolution and 0.8-degree RMS Phase Error in 65 nm CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2024

35-60GHz Switchless IF Bi-Directional Amplifier Using 65nm CMOS for 300GHz-Band Transceivers.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2024

2023
A Sub-THz Full-Duplex Phased-Array Transceiver with Self-Interference Cancellation and LO Feedthrough Suppression.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

A Dual-Mode Bi-Directional CMOS Mixer Using Push-Push Doubler for 300GHz-Band Transceivers.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023

On Quick Kisses and How to Make Them Count: A Study on Event Construal in Light Verb Constructions with BERT.
Proceedings of the 6th BlackboxNLP Workshop: Analyzing and Interpreting Neural Networks for NLP, 2023

2022
A Bi-Directional 300-GHz-Band Phased-Array Transceiver in 65-nm CMOS With Outphasing Transmitting Mode and LO Emission Cancellation.
IEEE J. Solid State Circuits, 2022

Accurate RGB-D SLAM in dynamic environments based on dynamic visual feature removal.
Sci. China Inf. Sci., 2022

Exploring Nominal Coercion in Semantic Spaces with Static and Contextualized Word Embeddings.
Proceedings of the Workshop on Cognitive Aspects of the Lexicon, 2022

2021
22.2 A 300GHz-Band Phased-Array Transceiver Using Bi-Directional Outphasing and Hartley Architecture in 65nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2016
Multi-level feature representations for video semantic concept detection.
Neurocomputing, 2016

2013
High-Level Video Semantic Concept Detection Based on Multi-level Feature Representations.
Proceedings of the Advances in Multimedia Information Processing - PCM 2013, 2013


  Loading...