Erxiang Ren

Orcid: 0009-0003-2459-4333

According to our database1, Erxiang Ren authored at least 15 papers between 2018 and 2026.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

Online presence:

On csauthors.net:

Bibliography

2026
Ghost-CIM: All-analog domain computing architecture with programmable Vref ReLU-ADC Co-design for smart sensing.
Microelectron. J., 2026

GCC-CIM: A Charge-Domain Compute-in-Memory Macro using Grouped-Row Capacitors and C-2C Ladder with Improved Multi-Bit MAC Linearity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026

Live Demonstration: An Efficient and Compact Visuo-Tactile Perception System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026

2025
Denoise on Sensor: A Near-Sensor Compute-in-Memory Macro for Visual Perception Denoising via Concatnation-Eliminating.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2025

Shuffle-CIM: An All-Analog Computing-in-Memory Macro With Shuffle Scheme and Analog Non-MAC Implementation for Smart Sensing.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2025

Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

2024
Cambricon-M: A Fibonacci-Coded Charge-Domain SRAM-Based CIM Accelerator for DNN Inference.
Proceedings of the 57th IEEE/ACM International Symposium on Microarchitecture, 2024

NS-Engine: Near-Sensor Neural Network Engine with SRAM-Based Compute-in-Memory Macro.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

2021
A 4.57 μW@120fps Vision System of Sensing with Computing for BNN-Based Perception Applications.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2020
NS-CIM: A Current-Mode Computation-in-Memory Architecture Enabling Near-Sensor Processing for Intelligent IoT Vision Nodes.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

Processing Near Sensor Architecture in Mixed-Signal Domain With CMOS Image Sensor of Convolutional-Kernel-Readout Method.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

C<sup>2</sup>IM: A Compact Computing-In-Memory Unit of 10 Transistors with Standard 6T SRAM.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020

An Intelligent Traffic Light Control System Based on Dual Mode Special Vehicle Identification.
Proceedings of the 22nd IEEE International Conference on High Performance Computing and Communications; 18th IEEE International Conference on Smart City; 6th IEEE International Conference on Data Science and Systems, 2020

2019
A 1.8mW Perception Chip with Near-Sensor Processing Scheme for Low-Power AIoT Applications.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019

2018
Energy Efficient ApproxSIFT Implementation for Image Mosaic with Approximate Computing Technologies.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018


  Loading...