Fang Tang
Orcid: 0000-0003-2453-4878
According to our database1,
Fang Tang
authored at least 73 papers
between 2004 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
High Logic Density Cyclic Redundancy Check and Forward Error Correction Logic Sharing Encoding Circuit for JESD204C Controller.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2024
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2024
Agroecosystem transformation and its driving factors in karst mountainous areas of Southwest China: The case of Puding County, Guizhou Province.
Ecol. Informatics, 2024
An improved sensing data cleaning scheme for object localization in edge computing environment.
Comput. J., 2024
2023
Dynamic Responses of Train-Symmetry-Bridge System Considering Concrete Creep and the Creep-Induced Track Irregularity.
Symmetry, October, 2023
Sensors, September, 2023
A High-Logic-Density, Low-Power Control Character Detection and Identification Circuit for the JESD204B Data Link Layer.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2023
A 5-μA Low Power Over-Temperature Protection Circuit With High Voltage and Process Stabilities for Line Driver in PLC Applications.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2023
A 15-V Tolerant and Radiation-Hardened MOSFET Driver With Positive and Negative References.
IEEE Trans. Aerosp. Electron. Syst., April, 2023
IEEE Trans. Circuits Syst. II Express Briefs, February, 2023
A Resolution-Tunable Low Power Time-to-Digital Converter With an Improved ADDLL Based on a Cyclic Pulse Ring Oscillator.
IEEE Trans. Instrum. Meas., 2023
Communication Optimization for Multi-agent Reinforcement Learning-based Traffic Control System with Explainable Protocol.
Proceedings of the 25th IEEE International Conference on Intelligent Transportation Systems, 2023
MorphBungee: A 65nm 7.2mm<sup>2</sup> 27μJ/image Digital Edge Neuromorphic Chip with On-Chip 802 Frame/s Multi-Layer Spiking Neural Network Learning.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
Live Demonstration: Face Recognition at The Edge Using Fast On-Chip Deep Learning Neuromorphic Chip.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
2022
A Low-Voltage and Power-Efficient Capless LDO Based on the Biaxially Driven Power Transistor Technique for Respiration Monitoring System.
IEEE Trans. Biomed. Circuits Syst., December, 2022
A 120-MHz Broadband Differential Linear Driver With Channel Mismatch Cancellation and Bandwidth Extension for B-PLC Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
A Sub-1/°C Bandgap Voltage Reference With High-Order Temperature Compensation in 0.18-μm CMOS Process.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
An Automatic Clock-Induced-Spurs Detector Based on Energy Detection for Direct Digital Frequency Synthesizer.
Sensors, 2022
A -110 dB THD rail-to-rail class-AB programmable gain amplifier with common-mode-detection-based transconductance linearization scheme.
Microelectron. J., 2022
Machine learning algorithms' accuracy in predicting kidney disease progression: a systematic review and meta-analysis.
BMC Medical Informatics Decis. Mak., 2022
A Low-Area Low-Power Column-parallel Digital Decimation Filter Using 1-Bit Pre-BWI Topology for CMOS Image Sensor in 40-nm CMOS Process.
Circuits Syst. Signal Process., 2022
MorphBungee: An Edge Neuromorphic Chip for High-Accuracy On-Chip Learning of Multiple-Layer Spiking Neural Networks.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022
2021
A Tunable Parameter, High Linearity Time-to-Digital Converter Implemented in 28-nm FPGA.
IEEE Trans. Instrum. Meas., 2021
A Low-Area and Low-Power Comma Detection and Word Alignment Circuits for JESD204B/C Controller.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
A New Tunable SISO Filter Designed in 40nm CMOS for Bilateral Inverse and Buffer Filtering Applications.
J. Circuits Syst. Comput., 2021
2020
A 5-13.5 Gb/s Multistandard Receiver With High Jitter Tolerance Digital CDR in 40-nm CMOS Process.
IEEE Trans. Circuits Syst., 2020
A Noise-Reduced Light-to-Frequency Converter for Sub-0.1% Perfusion Index Blood SpO$_{\text 2}$ Sensing.
IEEE Trans. Biomed. Circuits Syst., 2020
Inf. Process. Manag., 2020
2019
A Deep Learning Approach for Targeted Contrast-Enhanced Ultrasound Based Prostate Cancer Detection.
IEEE ACM Trans. Comput. Biol. Bioinform., 2019
A Low Power and Fast Tracking Light-to-Frequency Converter With Adaptive Power Scaling for Blood SpO<sub>2</sub> Sensing.
IEEE Trans. Biomed. Circuits Syst., 2019
A deep manifold learning approach for spatial-spectral classification with limited labeled training samples.
Neurocomputing, 2019
2018
IEEE Trans. Neural Networks Learn. Syst., 2018
A Spatial-Temporal Method to Detect Global Influenza Epidemics Using Heterogeneous Data Collected from the Internet.
IEEE ACM Trans. Comput. Biol. Bioinform., 2018
An Area-Efficient Column-Parallel Digital Decimation Filter With Pre-BWI Topology for CMOS Image Sensor.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
CommuteShare: A Ridesharing Service for Daily Commuters Using Cross-Domain Urban Big Data.
Proceedings of the 2018 IEEE International Conference on Web Services, 2018
Elementary Introduction to Traditional Chinese Plant Dyeing Art and Its Inheritance in Modern Times.
Proceedings of the Design, User Experience, and Usability: Designing Interactions, 2018
2017
Deep Learning With Grouped Features for Spatial Spectral Classification of Hyperspectral Images.
IEEE Geosci. Remote. Sens. Lett., 2017
2016
A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
Frontiers Inf. Technol. Electron. Eng., 2016
Deep Adaptive Network: An Efficient Deep Neural Network with Sparse Binary Connections.
CoRR, 2016
Proceedings of the IEEE International Conference on Advanced Intelligent Mechatronics, 2016
2015
Assessing Google Correlate Queries for Influenza H1N1 Surveillance in Asian Developing Countries.
CoRR, 2015
An improved recycling folded cascode amplifier with gain boosting and phase margin enhancement.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
A 12 pJ/Pixel Analog-to-Information Converter Based 816 × 640 Pixel CMOS Image Sensor.
IEEE J. Solid State Circuits, 2014
Proceedings of the 26th International Conference on Microelectronics, 2014
A 79dB THD CMOS low power THA circuit using pseudo differential source follower and common-mode management.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2013
A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
Column-parallel continuous-time ΣΔ ADC with implicit front-end variable gain amplifier.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
IEEE Trans. Very Large Scale Integr. Syst., 2011
Proceedings of the Twenty-Fourth International Florida Artificial Intelligence Research Society Conference, 2011
2010
Proceedings of the Advances in Web-Based Learning - ICWL 2010, 2010
Proceedings of the 36th European Solid-State Circuits Conference, 2010
Proceedings of the Fifth IEEE International Symposium on Electronic Design, 2010
A Smart CMOS Image Sensor with On-chip Hot Pixel Correcting Readout Circuit for Biomedical Applications.
Proceedings of the Fifth IEEE International Symposium on Electronic Design, 2010
2008
An Anytime Winner Determination Algorithm for Time-Extended Multi-Robot Task Allocation.
Proceedings of the International Conference on Automation, Robotics and Control Systems, 2008
Proceedings of the Using AI to Motivate Greater Participation in Computer Science, 2008
2007
A Complete Methodology for Generating Multi-Robot Task Solutions using ASyMTRe-D and Market-Based Task Allocation.
Proceedings of the 2007 IEEE International Conference on Robotics and Automation, 2007
Proceedings of the Robots and Robot Venues: Resources for AI Education, 2007
2006
Proc. IEEE, 2006
Proceedings of the To Boldly Go Where No Human-Robot Team Has Gone Before, 2006
2005
Hybrid genetic algorithm based on quantum computing for numerical optimization and parameter estimation.
Appl. Math. Comput., 2005
Appl. Math. Comput., 2005
Proceedings of the 2005 IEEE/RSJ International Conference on Intelligent Robots and Systems, 2005
ASyMTRe: Automated Synthesis of Multi-Robot Task Solutions through Software Reconfiguration.
Proceedings of the 2005 IEEE International Conference on Robotics and Automation, 2005
Proceedings of the Advances in Intelligent Computing, 2005
2004
Proceedings of the Advances in Neural Networks, 2004
Proceedings of the 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems, Sendai, Japan, September 28, 2004