Glenn E. R. Cowan

Orcid: 0000-0003-0889-6633

Affiliations:
  • Concordia University, Montréal, Canada


According to our database1, Glenn E. R. Cowan authored at least 55 papers between 2005 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Removal of Motion Artifacts in Capacitive Electrocardiogram Acquisition: A Review.
IEEE Trans. Biomed. Circuits Syst., June, 2023

A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links.
IEEE Trans. Very Large Scale Integr. Syst., April, 2023

2022
A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time.
IEEE Trans. Very Large Scale Integr. Syst., 2022

Optimal Optical Receivers in Nanoscale CMOS: A Tutorial.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

CMOS-Driven VCSEL-Based Photonic Links: an Exploration of the Power-Sensitivity Trade-Off.
IEEE Access, 2022

Fast-Locking Burst-Mode Clock and Data Recovery for Parallel VCSEL-Based Optical Link Receivers.
IEEE Access, 2022

A 3.3 V 0.1-1 A Hybrid Buck-Boost Converter with 85-97 % Power Efficiency Range Highly-Suited for Battery-Powered Devices using Low-Profile High-DCR Inductor.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

Multi-Phase Hybrid Boost Converter with High Conduction Loss Reduction and Fast Dynamic Response for Automotive Applications.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

A Reconfigurable Power System-in-Package Module using GaN HEMTs and IC Bare Dies on LTCC Substrate: Design - Implementation - Experiment and Future Directions.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

Input-Layer Neuron Implementation Using Delta-Sigma Modulators.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

Subthreshold CMOS Implementation of the Izhikevich Neuron Model.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Single-Event Transient Tolerant Optical Receiver Using Triple Modular Redundancy.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Triple-Mode Low-Power 20 Gb/s SST Driver for Short Reach Interconnects.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
A Versatile 200-V Capacitor-Coupled Level Shifter for Fully Floating Multi-MHz Gate Drivers.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

A Pull-up VCSEL Driver With a Shunt RC Load in 65-nm CMOS.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

20 Gb/s Dual-Mode SST VCSEL Driver.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Multi-Stage Damping Factor Modulation in Optical Receiver Front-Ends.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Compact and Low-Power Under-Voltage Lockout and Thermal-Shutdown Protection Circuits Using a Novel Low-Iq All-in-One Bandgap Comparator.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

A Novel Minimum-Phase Dual-Inductor Hybrid Boost Converter with PWM Voltage-Mode Controller.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

SHEPWM Class-D Amplifier with a Reconfigurable Gate Driver Integrated Circuit.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
Contactless Capacitive Electrocardiography Using Hybrid Flexible Printed Electrodes.
Sensors, 2020

Motion Artifact Mitigation Using Negative Feedback in Capacitively-Coupled ECG.
Proceedings of the 18th IEEE International New Circuits and Systems Conference, 2020

A High Voltage Multi-Purpose On-the-fly Reconfigurable Half-Bridge Gate Driver for GaN HEMTs in 0.18-μm HV SOI CMOS Technology.
Proceedings of the 18th IEEE International New Circuits and Systems Conference, 2020

Square-Wave Modulated Damping in Transimpedance Amplifiers.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

Dynamic Damping in Transimpedance Amplifiers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Noise Analysis and Design Considerations for Equalizer-Based Optical Receivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

2018
1.23-pJ/bit 25-Gb/s Inductor-Less Optical Receiver With Low-Voltage Silicon Photodetector.
IEEE J. Solid State Circuits, 2018

2017
10 Gb/s optical receiver with continuous-time feed-forward equalization.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

Low-noise optical receiver front-end using narrow-bandwidth TIA and cascaded linear equalizer.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

A 8-Gb/s 0.256-pJ/b transceiver for 5-mm on-chip interconnects in 130-nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2015
An Ultra-Low-Power Energy-Efficient Dual-Mode Wake-Up Receiver.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

Analysis of Low-Bit Soft-Decision Error Correction in Optical Front Ends.
JOCN, 2015

Inductorless bandwidth extension using local positive feedback in inverter-based TIAs.
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015

On improving the range of inductive proximity sensors for avionic applications.
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015

Mixed-signal implementation of differential decoding using binary message passing algorithms.
Proceedings of the 26th IEEE International Conference on Application-specific Systems, 2015

2013
A variable-bandwidth, power-scalable optical receiver front-end in 65 nm.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

Phase-noise tuneable ring voltage-controlled oscillator in 90 nm CMOS.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

Power and noise configurable phase-locked loop using multi-oscillator feedback alignment.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

A mismatch-robust period-based VCO frequency comparison technique for ULP receivers.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Inductorless, powerl-proportional, optical receiver front-end in TSMC 90 nm.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Phase-locked loop architecture for enhanced voltage-controlled oscillator phase-noise suppression.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A linearized voltage-controlled oscillator for dual-path phase-locked loops.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks.
IEEE Trans. Very Large Scale Integr. Syst., 2012

A comprehensive study on the power-sensitivity trade-off in TRF receivers.
Proceedings of the 10th IEEE International NEWCAS Conference, 2012

A 28µW sub-sampling based wake-up receiver with -70dBm sensitivity for 915MHz ISM band applications.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

Dual-edge triggered sense amplifier flip-flop utilizing an improved scheme to reduce area, power, and complexity.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

Clock tree structure with reduced wire length using the matched-delay skew compensation technique.
Proceedings of the 25th IEEE Canadian Conference on Electrical and Computer Engineering, 2012

2010
Skew compensation in energy recovery clock distribution networks.
IET Comput. Digit. Tech., 2010

Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks.
IET Comput. Digit. Tech., 2010

Estimating required driver strength in the resonant clock generator.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
A Low Power Transimpedance Amplifier using Inductive Feedback Approach in 90nm CMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

Dual-edge triggered energy recovery DCCER flip-flop for low energy applications.
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009

2006
A VLSI analog computer/digital computer accelerator.
IEEE J. Solid State Circuits, 2006

2005
Continuous-time DSPs, analog/digital computers and other mixed-domain circuits.
Proceedings of the 31st European Solid-State Circuits Conference, 2005


  Loading...