Jeroen van Straten

Orcid: 0000-0002-5610-2511

According to our database1, Jeroen van Straten authored at least 16 papers between 2015 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
An Intermediate Representation for Composable Typed Streaming Dataflow Designs.
Proceedings of the Joint Proceedings of Workshops at the 49th International Conference on Very Large Data Bases (VLDB 2023), Vancouver, Canada, August 28, 2023

Tydi-lang: A Language for Typed Streaming Hardware.
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023

2021
Generating High-Performance FPGA Accelerator Designs for Big Data Analytics with Fletcher and Apache Arrow.
J. Signal Process. Syst., 2021

2020
Tydi: An Open Specification for Complex Data Structures Over Hardware Streams.
IEEE Micro, 2020

2019
ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA.
J. Signal Process. Syst., 2019

Frame-based Programming, Stream-Based Processing for Medical Image Processing Applications.
J. Signal Process. Syst., 2019

eQASM: An Executable Quantum Instruction Set Architecture.
Proceedings of the 25th IEEE International Symposium on High Performance Computer Architecture, 2019

Fletcher: A Framework to Efficiently Integrate FPGA Accelerators with Apache Arrow.
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019

Supporting Columnar In-memory Formats on FPGA: The Hardware Design of Fletcher for Apache Arrow.
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019

2018
Increasing resource utilization in mixed-criticality systems using a polymorphic VLIW processor.
J. Syst. Archit., 2018

Evaluating Auto-adaptation Methods for Fine-Grained Adaptable Processors.
Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018

2017
Using a polymorphic VLIW processor to improve schedulability and performance for mixed-criticality systems.
Proceedings of the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2017

Exploring ILP and TLP on a Polymorphic VLIW Processor.
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017

VLIW-Based FPGA Computation Fabric with Streaming Memory Hierarchy for Medical Imaging Applications.
Proceedings of the Applied Reconfigurable Computing - 13th International Symposium, 2017

2015
Multiple contexts in a multi-ported VLIW register file implementation.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015

A sparse VLIW instruction encoding scheme compatible with generic binaries.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015


  Loading...