Jiliang Liu
Orcid: 0000-0002-0942-864X
According to our database1,
Jiliang Liu authored at least 15 papers
between 2013 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
CTC-MVPT: A Cross-Temperature Continuous Tracking System for Minimum Voltage Point Based on a Universal Delay Chain With Multiple Monitoring Points.
IEEE Trans. Very Large Scale Integr. Syst., April, 2026
Low-power non-redundant transition sense amplifier based flip-flops with conditional pre-charge and completion detection.
IEICE Electron. Express, 2026
A Capacitor-Less Current-Feedback LDO with Mismatch Cancellation Using DEM and Chopping for Distributed Power Management.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026
A Power Efficient and Fast Response Cascode FVF LDO Using Voltage Detecting and GB Enhancing Techniques for Cryogenic Quantum Computing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026
An Energy-Efficient 0.56-pJ/cycle AVFS System Based on a Fast Transient Response Digital LDO and a Self-Calibrating Elastic Clock.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026
2025
ITP-PAD: A Timing Monitoring Mechanism for AVS Systems Using Intersection Timing Prediction and Path Activation Detection.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2025
A Self-Calibrated Unified Voltage-and-Frequency Regulator System Design Based on Universal Logic Line Circuit.
IEEE Trans. Very Large Scale Integr. Syst., February, 2025
Erratum: A low-overhead in-situ timing-error prediction technique with wide-voltage-range transition-detector for variation-tolerant digital circuits [IEICE Electronics Express Vol. 20 (2023) No. 11 pp. 20230145].
IEICE Electron. Express, 2025
AO-EDC: An Accuracy-Oriented Error Detection and Correction Scheme for DVFS System Based on Propagation Detection at Half-Path Points.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2025
2024
An Ultra-Low-Power Static Contention-Free 25-Transistor True Single-Phase-Clocked Flip-Flop in 55 nm CMOS.
IEEE Access, 2024
2023
A low-overhead in-situ timing-error prediction technique with wide-voltage-range transition-detector for variation-tolerant digital circuits.
IEICE Electron. Express, 2023
Topology optimization base on stability of tainter gate arm considering multi-condition.
Proceedings of the International Conference on Mathematics and Machine Learning, 2023
2016
Compressed Sensing for Range-Resolved Signal of Ballistic Target with Low Computational Complexity.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2016
2015
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015
2013
Proceedings of the 2013 IEEE International Geoscience and Remote Sensing Symposium, 2013