Weixia Xu

This page is a disambiguation page, it actually contains multiple papers from persons of the same or a similar name.

Known people with the same name:

Bibliography

2026
Self -adaptive and topology-aware broadcast leveraging collective offload on Tianhe express interconnect.
J. Parallel Distributed Comput., 2026

TBMCGNet and TSDataset: A twin-branch multi-scale channel-gated network with a new benchmark for tooth segmentation.
Neurocomputing, 2026

2025
BTPG: A Platform and Benchmark for Behavior Tree Planning in Everyday Service Robots.
Proceedings of the Thirty-Fourth International Joint Conference on Artificial Intelligence, 2025

Real-Time Demonstration of FPGA-Based Advanced Equalizer with ZF-NL-RSSE for Data Center Interconnects.
Proceedings of the European Conference on Optical Communications, 2025

ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

2024
Efficient Behavior Tree Planning with Commonsense Pruning and Heuristic.
CoRR, 2024

The Self-adaptive and Topology-aware MPI_Bcast leveraging Collective offload on Tianhe Express Interconnect.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2024

Integrating Intent Understanding and Optimal Behavior Planning for Behavior Tree Generation from Human Instructions.
Proceedings of the Thirty-Third International Joint Conference on Artificial Intelligence, 2024

MOTPE/D: Hardware and Algorithm Co-design for Reconfigurable Neuromorphic Processor.
Proceedings of the 42nd IEEE International Conference on Computer Design, 2024

LLM-Based Processor Verification: A Case Study for Neuronnorphic Processor.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

Out-of-Order and Recursive RAS: A Return Address Stack Design on High Performance Processor.
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024

2023
Path-Based Multicast Routing for Network-on-Chip of the Neuromorphic Processor.
J. Comput. Sci. Technol., September, 2023

CWA-LSTM: A Stock Price Prediction Model Based on Causal Weight Adjustment.
Proceedings of the Advanced Intelligent Computing Technology and Applications, 2023

2022
Lotus: a memory organization for loose and tight coupling neurons in neuromorphic architecture.
CCF Trans. High Perform. Comput., December, 2022

Unicorn: a multicore neuromorphic processor with flexible fan-in and unconstrained fan-out for neurons.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
Advanced Architecture Design of High-Radix Router Based on Chiplet Integration and IP Reusability.
Proceedings of the 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, 2021

2020
A Natural-language-based Visual Query Approach of Uncertain Human Trajectories.
IEEE Trans. Vis. Comput. Graph., 2020

A Neural Architecture Search based Framework for Liquid State Machine Design.
CoRR, 2020

Design of Converged Network Coding Layer for the Ethernet and HPC High-Speed Network.
Proceedings of the 22nd IEEE International Conference on High Performance Computing and Communications; 18th IEEE International Conference on Smart City; 6th IEEE International Conference on Data Science and Systems, 2020

2018
A Collaboration Services Scheduling Method Based on Intelligent Genetic Algorithm.
Proceedings of the Computer Supported Cooperative Work and Social Computing, 2018

2015
A low-latency fine-grained dynamic shared cache management scheme for chip multi-processor.
Proceedings of the 34th IEEE International Performance Computing and Communications Conference, 2015

2014
An incentive compatible reputation mechanism for P2P systems.
J. Supercomput., 2014

Hybrid hierarchy storage system in MilkyWay-2 supercomputer.
Frontiers Comput. Sci., 2014

Low-latency last-level cache structure based on grouped cores in Chip Multi-Processor.
Proceedings of the IEEE 33rd International Performance Computing and Communications Conference, 2014

Fast NIC based RDMA implementation for adaptive unreliable networks.
Proceedings of the 11th IEEE/ACS International Conference on Computer Systems and Applications, 2014

2013
Scalable NIC Architecture to Support Offloading of Large Scale MPI Barrier.
Proceedings of the Advanced Parallel Processing Technologies, 2013

2012
State space reduction in modeling checking parameterized cache coherence protocol by two-dimensional abstraction.
J. Supercomput., 2012

Frame Error Rate Testing for High Speed Optical Interconnect.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2012

Optimizing Private Memory Performance by Dynamically Deactivating Cache Coherence.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

PIM: A Policy-Based Incentive Mechanism for Promoting Honest Recommendations in Reputation Systems.
Proceedings of the 12th IEEE International Conference on Computer and Information Technology, 2012

2011
Extracting minimal unsatisfiable subformulas in satisfiability modulo theories.
Comput. Sci. Inf. Syst., 2011

Finding First-Order Minimal Unsatisfiable Cores with a Heuristic Depth-First-Search Algorithm.
Proceedings of the Intelligent Data Engineering and Automated Learning - IDEAL 2011, 2011

A Parallel Processing Scheme for Large-Size Sliding-Window Applications.
Proceedings of the 13th IEEE International Conference on High Performance Computing & Communication, 2011

2010
Exploiting Loop-Carried Stream Reuse for Scientific Computing Applications on the Stream Processor.
Int. J. Commun. Netw. Syst. Sci., 2010

2009
An efficient stream memory architecture for heterogeneous multicore processor.
Proceedings of the 14th IEEE Symposium on Computers and Communications (ISCC 2009), 2009

DTM: Decoupled Hardware Transactional Memory to Support Unbounded Transaction and Operating System.
Proceedings of the ICPP 2009, 2009


  Loading...