João Goes
Orcid: 0000-0002-8434-8391
According to our database1,
João Goes
authored at least 118 papers
between 1994 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
A Skew-Insensitive Switched Source-Follower Analog Frontend for Time-Interleaved ADCs.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023
Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology.
Proceedings of the Technological Innovation for Connected Cyber Physical Spaces, 2023
A Standard-Cell-Based Neuro-Inspired Integrate-and-Fire ATC for Biological and Low-Frequency Signals.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2023
2022
Zoom discrete spectral correlation function, with application to cyclostationary signal detection.
Digit. Signal Process., 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the Technological Innovation for Digitalization and Virtualization, 2022
2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Design of a Ring-Amplifier Robust Against PVT Variations in Deep-Nanoscale FinFET CMOS.
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021
2020
A Folded Voltage-Combiners Biased Amplifier for Low Voltage and High Energy-Efficiency Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2020
Integr., 2020
Int. J. Circuit Theory Appl., 2020
A charge-sharing analog-to-digital converter with embedded downconversion using a variable reference voltage.
Int. J. Circuit Theory Appl., 2020
A Temperature-Compensated Class-AB Parametric Residue Amplifier for SAR-Assisted Pipeline ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the Technological Innovation for Life Improvement, 2020
2019
A Systematic Design Methodology for Optimization of Sigma-Delta Modulators Based on an Evolutionary Algorithm.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
IEEE Instrum. Meas. Mag., 2019
Int. J. Circuit Theory Appl., 2019
Proceedings of the 16th International Conference on Synthesis, 2019
Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques.
Proceedings of the 26th International Conference on Mixed Design of Integrated Circuits and Systems, 2019
2018
Single-Stage OTA Biased by Voltage-Combiners With Enhanced Performance Using Current Starving.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
Single-Stage Amplifier Biased by Voltage Combiners With Gain and Energy-Efficiency Enhancement.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Proceedings of the 14th Conference on Ph.D. Research in Microelectronics and Electronics, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
Undergraduate Electronics Projects Based on the Design of an Optical Wireless Audio Transmission System.
IEEE Trans. Educ., 2017
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
Threshold voltage extraction techniques adaptable from sub-micron CMOS to large-area oxide TFT technologies.
Int. J. Circuit Theory Appl., 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Microneedle Based ECG - Glucose Painless MEMS Sensor with Analog Front End for Portable Devices.
Proceedings of the Technological Innovation for Smart Systems, 2017
2016
Proceedings of the 13th International Conference on Synthesis, 2016
Advanced amplification techniques for nanoscale CMOS in the context of IoT node sensors.
Proceedings of the 2016 MIXDES, 2016
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the Technological Innovation for Cyber-Physical Systems, 2016
Oxide TFTs on Flexible Substrates for Designing and Fabricating Analog-to-Digital Converters.
Proceedings of the Technological Innovation for Cyber-Physical Systems, 2016
2015
A 0.7 V 256 μW ΔΣ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW.
Proceedings of the Symposium on VLSI Circuits, 2015
A simple class-D audio power amplifier using a passive CT ΣΔ modulator for medium quality sound systems.
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
A voltage-combiners-biased amplifier with enhanced gain and speed using current starving.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Design of a robust general-purpose low-offset comparator based on IGZO thin-film transistors.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
A current-mode VCO-based amplifier-less 2<sup>nd</sup>-order ΔΣ modulator with over 85dB SNDR.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
A low-voltage voltage-controlled ring-oscillator employing dynamic-threshold-MOS and body-biasing techniques.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the Technological Innovation for Cloud-Based Engineering Systems, 2015
2014
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, 2014
Analog-to-Digital Converters with embedded IF mixing using variable reference voltages.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
A low power 4<sup>th</sup> order MASH switched-capacitor ΣΔ modulator using ultra incomplete settling.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Stability Improvements in a Rail-to-Rail Input/Output, Constant Gm Operational Amplifier, at 0.4 V Operation, Using the Low-Voltage DTMOS Technique.
Proceedings of the Technological Innovation for Collective Awareness Systems, 2014
Proceedings of the Technological Innovation for Collective Awareness Systems, 2014
A cascode-free single-stage amplifier using a fully-differential folded voltage-combiner.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
A new mismatch-insensitive 1.5-bit MDAC with unity feedback-factor and enhanced performance.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2013
A 1.2-V 165-µ W 0.29-mm<sup>2</sup> Multibit Sigma-Delta ADC for Hearing Aids Using Nonlinear DACs and With Over 91 dB Dynamic-Range.
IEEE Trans. Biomed. Circuits Syst., 2013
Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners.
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013
Gain enhancement and input parasitic capacitance reduction of single-stage OTAs by using differential voltage combiners.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
Cascode amplifiers with low-gain variability using body-biasing temperature and supply compensation.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier.
Proceedings of the Technological Innovation for the Internet of Things, 2013
Design of Cascode-Based Transconductance Amplifiers with Low-Gain PVT Variability and Gain Enhancement Using a Body-Biasing Technique.
Proceedings of the Technological Innovation for the Internet of Things, 2013
Proceedings of the Technological Innovation for the Internet of Things, 2013
Proceedings of the Technological Innovation for the Internet of Things, 2013
A Low-Voltage CMOS Buffer for RF Applications Based on a Fully-Differential Voltage-Combiner.
Proceedings of the Technological Innovation for the Internet of Things, 2013
2012
Low voltage low power fully differential self-biased 1.5-bit quantizer with built-in thresholds.
Int. J. Circuit Theory Appl., 2012
Fast and accurate estimation of gain and sample-time mismatches in time-interleaved ADCs using on-chip oscillators.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Current-mode reference shifting solution for MDAC-based analog-to-digital converters.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Design methodology for Sigma-Delta modulators based on a genetic algorithm using hybrid cost functions.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Balun LNA with continuously controllable gain and with noise and distortion cancellation.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Proceedings of the Technological Innovation for Value Creation, 2012
Design of Robust CMOS Amplifiers Combining Advanced Low-Voltage and Feedback Techniques.
Proceedings of the Technological Innovation for Value Creation, 2012
2011
A Fully Integrated and Reconfigurable Architecture for Coherent Self-Testing of High Speed Analog-to-Digital Converters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2011
A Two-Stage Fully Differential Inverter-Based Self-Biased CMOS Amplifier With High Efficiency.
IEEE Trans. Circuits Syst. I Regul. Pap., 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the Technological Innovation for Sustainability, 2011
A 1.2 V 300 μW second-order switched-capacitor Δ∑ modulator using ultra incomplete settling with 73 dB SNDR and 300 kHz BW in 130 nm CMOS.
Proceedings of the 37th European Solid-State Circuits Conference, 2011
2010
An 8-bit 120-MS/s Interleaved CMOS Pipeline ADC Based on MOS Parametric Amplification.
IEEE Trans. Circuits Syst. II Express Briefs, 2010
Fully integrated and reconfigurable architecture for coherent self-testing of IQ ADCs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Two-stage fully-differential inverter-based self-biased CMOS amplifier with high efficiency.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the Emerging Trends in Technological Innovation, 2010
Fast-settling low-power two-stage self-biased CMOS amplifier using feedforward-regulated cascode devices.
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
Improved clock-phase generator based on self-biased CMOS logic for time-interleaved SC circuits.
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2008
Optimization of multi-stage amplifiers in deep-submicron CMOS using a distributed/parallel genetic algorithm.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedback.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
New simple digital self-calibration technique for pipeline ADCs using the internal thermal noise.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDAC.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
Multi-bit sigma-delta modulators with enhanced dynamic-range using non-linear DAC for hearing aids.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
IEEE Trans. Circuits Syst. II Express Briefs, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies.
Proceedings of the 14th IEEE International Conference on Electronics, 2007
2006
Low-Voltage Low-Power Broadband CMOS Analogue Circuit for White Gaussian Noise Generation.
J. Low Power Electron., 2006
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006
Novel linearization technique for low-distortion high-swing CMOS switches with improved reliability.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Optimum Sizing and Compensation of Two-Stage CMOS Amplifiers Based On a Time-Domain Approach.
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
Low-power low-voltage CMOS A/D sigma-delta modulator for bio-potential signals driven by a single-phase scheme.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2003
Efficient digital self-calibration of video-rate pipeline ADCs using white Gaussian noise.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Low-voltage low-power CMOS analogue circuits for Gaussian and uniform noise generation.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
Design of low-voltage CMOS pipelined ADCs using 1 pico-Joule of energy per conversion.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
An improved low-voltage low-power CMOS comparator to be used in high-speed pipeline ADCs.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
Design methodology for optimization of analog building blocks using genetic algorithms.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1995
Optimum Resolution-per-Stage in High-Speed Pipelined A/D Converters Using Self-Calibration.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994