Karam S. Chatha

According to our database, Karam S. Chatha authored at least 69 papers between 1998 and 2014.

Collaborative distances:

• Dijkstra number of four.
• Erdős number of three.

2014

Guest Editors' Introduction - Special Issue on Network-on-Chip.

Ran Ginosar, Karam S. Chatha

IEEE Trans. Computers, 2014

An Embedded Architecture for Energy-Efficient Stream Computing.

Amrit Panda, Karam S. Chatha

IEEE Embed. Syst. Lett., 2014

An embedded co-processor architecture for energy-efficient stream computing.

Amrit Panda, Karam S. Chatha

Proceedings of the 12th IEEE Symposium on Embedded Systems for Real-time Multimedia, 2014

2013

Scheduling of synchronous data flow models onto scratchpad memory-based embedded processors.

Weijia Che, Karam S. Chatha

ACM Trans. Embed. Comput. Syst., 2013

2012

System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.

Glenn Leary, Weijia Che, Karam S. Chatha

Proceedings of the 49th Annual Design Automation Conference 2012, 2012

Unrolling and retiming of stream applications onto embedded multicore processors.

Weijia Che, Karam S. Chatha

Proceedings of the 49th Annual Design Automation Conference 2012, 2012

Dynamic scheduling of stream programs on embedded multi-core processors.

Haeseung Lee, Weijia Che, Karam S. Chatha

Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012

2011

Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors.

Vinay Hanumaiah, Sarma B. K. Vrudhula, Karam S. Chatha

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011

Scheduling of stream programs onto SPM enhanced processors with code overlay.

Weijia Che, Karam S. Chatha

Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, 2011

Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.

Weijia Che, Karam S. Chatha

Proceedings of the 48th Design Automation Conference, 2011

2010

Design of NoC for SoC with Multiple Use Cases Requiring Guaranteed Performance.

Glenn Leary, Karam S. Chatha

Proceedings of the VLSI Design 2010: 23rd International Conference on VLSI Design, 2010

A lightweight run-time scheduler for multitasking multicore stream applications.

Michael A. Baker, Karam S. Chatha

Proceedings of the 28th International Conference on Computer Design, 2010

Scheduling of synchronous data flow models on scratchpad memory based embedded processors.

Weijia Che, Karam S. Chatha

Proceedings of the 2010 International Conference on Computer-Aided Design, 2010

Compilation of stream programs for multicore processors that incorporate scratchpad memories.

Weijia Che, Amrit Panda, Karam S. Chatha

Proceedings of the Design, Automation and Test in Europe, 2010

Thermal aware task sequencing on embedded processors.

Sushu Zhang, Karam S. Chatha

Proceedings of the 47th Design Automation Conference, 2010

A holistic approach to network-on-chip synthesis.

Glenn Leary, Karam S. Chatha

Proceedings of the 8th International Conference on Hardware/Software Codesign and System Synthesis, 2010

A performance model and code overlay generator for scratchpad enhanced embedded processors.

Michael A. Baker, Amrit Panda, Nikhil Ghadge, Aniruddha Kadne, Karam S. Chatha

Proceedings of the 8th International Conference on Hardware/Software Codesign and System Synthesis, 2010

Design of an Automatic Target Recognition algorithm on the IBM Cell Broadband Engine.

Weijia Che, Karam S. Chatha

Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010

2009

Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique.

Glenn Leary, Krishnan Srinivasan, Krishna Mehta, Karam S. Chatha

IEEE Trans. Very Large Scale Integr. Syst., 2009

Circuits and systems for real-time security and copyright protection of multimedia.

Saraju P. Mohanty, Nasir D. Memon, Karam S. Chatha

Comput. Electr. Eng., 2009

Near optimal battery-aware energy management.

Sushu Zhang, Karam S. Chatha, Goran Konjevod

Proceedings of the 2009 International Symposium on Low Power Electronics and Design, 2009

Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control.

Vinay Hanumaiah, Sarma B. K. Vrudhula, Karam S. Chatha

Proceedings of the 2009 International Conference on Computer-Aided Design, 2009

Performance optimal speed control of multi-core processors under thermal constraints.

Vinay Hanumaiah, Sarma B. K. Vrudhula, Karam S. Chatha

Proceedings of the Design, Automation and Test in Europe, 2009

Throughput optimal task allocation under thermal constraints for multi-core processors.

Vinay Hanumaiah, Ravishankar Rao, Sarma B. K. Vrudhula, Karam S. Chatha

Proceedings of the 46th Design Automation Conference, 2009

Automated technique for design of NoC with minimal communication latency.

Glenn Leary, Karam S. Chatha

Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis, 2009

A scalable parallel H.264 decoder on the cell broadband engine architecture.

Michael A. Baker, Pravin Dalale, Karam S. Chatha, Sarma B. K. Vrudhula

Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis, 2009

2008

Automated Techniques for Synthesis of Application-Specific Network-on-Chip Architectures.

Karam S. Chatha, Krishnan Srinivasan, Goran Konjevod

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2008

System-level thermal aware design of applications with uncertain execution time.

Sushu Zhang, Karam S. Chatha

Proceedings of the 2008 International Conference on Computer-Aided Design, 2008

Power reduction via macroblock prioritization for power aware H.264 video applications.

Michael A. Baker, Viswesh Parameswaran, Karam S. Chatha, Baoxin Li

Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008

Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures.

Sushu Zhang, Karam S. Chatha

Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008

2007

ILP and heuristic techniques for system-level design on network processor architectures.

Christopher Ostler, Karam S. Chatha, Vijay Ramamurthi, Krishnan Srinivasan

ACM Trans. Design Autom. Electr. Syst., 2007

Optimization of media processing workflows with adaptive operator behaviors.

Lina Peng, K. Selçuk Candan, Christopher B. Mayer, Karam S. Chatha, Kyung Dong Ryu

Multim. Tools Appl., 2007

Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints.

Krishnan Srinivasan, Karam S. Chatha

Integr., 2007

Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules.

Sushu Zhang, Karam S. Chatha, Goran Konjevod

Proceedings of the 2007 International Symposium on Low Power Electronics and Design, 2007

Approximation algorithm for the temperature-aware scheduling problem.

Sushu Zhang, Karam S. Chatha

Proceedings of the 2007 International Conference on Computer-Aided Design, 2007

An ILP formulation for system-level application mapping on network processor architectures.

Christopher Ostler, Karam S. Chatha

Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.

Christopher Ostler, Karam S. Chatha

Proceedings of the 44th Design Automation Conference, 2007

Performance and resource optimization of NoC router architecture for master and slave IP cores.

Glenn Leary, Krishna Mehta, Karam S. Chatha

Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

Smart driver for power reduction in next generation bistable electrophoretic display technology.

Michael A. Baker, Aviral Shrivastava, Karam S. Chatha

Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms.

Krishnan Srinivasan, Karam S. Chatha, Goran Konjevod

Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

Approximation Algorithm for Process Mapping on Network Processor Architectures.

Christopher Ostler, Karam S. Chatha, Goran Konjevod

Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

2006

Linear-programming-based techniques for synthesis of network-on-chip architectures.

Krishnan Srinivasan, Karam S. Chatha, Goran Konjevod

IEEE Trans. Very Large Scale Integr. Syst., 2006

A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

A low complexity heuristic for design of custom network-on-chip architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the Conference on Design, Automation and Test in Europe, 2006

Layout aware design of mesh based NoC architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, 2006

Modular Design of Media Retrieval Workflows Using ARIA.

Lina Peng, Gisik Kwon, Yinpeng Chen, K. Selçuk Candan, Hari Sundaram, Karam S. Chatha, Maria Luisa Sapino

Proceedings of the Image and Video Retrieval, 5th International Conference, 2006

2005

Quality-of-service and error control techniques for mesh-based network-on-chip architectures.

Praveen Vellanki, Nilanjan Banerjee, Karam S. Chatha

Integr., 2005

ISIS: A Genetic Algorithm Based Technique for Custom On-Chip Interconnection Network Synthesis.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005

A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling.

Nagendran Rangan, Karam S. Chatha

Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005

Media processing workflow design and execution with ARIA.

Lina Peng, Gisik Kwon, K. Selçuk Candan, Kyung Dong Ryu, Karam S. Chatha, Hari Sundaram, Yinpeng Chen

Proceedings of the 13th ACM International Conference on Multimedia, 2005

System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures.

Vijaykumar Ramamurthi, Jason McCollum, Christopher Ostler, Karam S. Chatha

Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), 2005

A technique for low energy mapping and routing in network-on-chip architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005

An automated technique for topology and route generation of application specific on-chip interconnection networks.

Krishnan Srinivasan, Karam S. Chatha, Goran Konjevod

Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

SAGA: synthesis technique for guaranteed throughput NoC architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

2004

An ILP Formulation for System Level Throughput and Power Optimization in Multiprocessor SoC Architectures.

Krishnan Srinivasan, Karam S. Chatha

Proceedings of the 17th International Conference on VLSI Design (VLSI Design 2004), 2004

ARIA: an adaptive and programmable media-flow architecture for interactive arts.

Lina Peng, K. Selçuk Candan, Kyung Dong Ryu, Karam S. Chatha, Hari Sundaram

Proceedings of the 12th ACM International Conference on Multimedia, 2004

Efficient Stream Routing in Quality- and Resource-Adaptive Flow Architectures.

K. Selçuk Candan, Lina Peng, Kyung Dong Ryu, Karam S. Chatha, Christopher B. Mayer

Proceedings of the MIS 2004, 2004

System-Level Design Techniques for Throughput and Power Optimization of Multiprocessor SoC Architectures.

Krishnan Srinivasan, Nagender Telkar, Vijay Ramamurthi, Karam S. Chatha

Proceedings of the 2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), 2004

A Technique for Energy versus Quality of Service Trade-Off for MPEG-2 Decoder.

Krishnan Srinivasan, Vijay Ramamurthi, Karam S. Chatha

Proceedings of the 2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), 2004

Quality-of-service and error control techniques for network-on-chip architectures.

Praveen Vellanki, Nilanjan Banerjee, Karam S. Chatha

Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, 2004

A Power and Performance Model for Network-on-Chip Architectures.

Nilanjan Banerjee, Praveen Vellanki, Karam S. Chatha

Proceedings of the 2004 Design, 2004

2002

Hardware-software partitioning and pipelined scheduling of transformative applications.

Karam S. Chatha, Ranga Vemuri

IEEE Trans. Very Large Scale Integr. Syst., 2002

2001

MAGELLAN: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs.

Karam S. Chatha, Ranga Vemuri

Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001

2000

An Iterative Algorithm for Hardware-Software Partitioning, Hardware Design Space Exploration and Scheduling.

Karam S. Chatha, Ranga Vemuri

Des. Autom. Embed. Syst., 2000

1999

An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW Systems.

Karam S. Chatha, Ranga Vemuri

Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping (RSP 1999), 1999

Hardware-Software Codesign for Dynamically Reconfigurable Architectures.

Karam S. Chatha, Ranga Vemuri

Proceedings of the Field-Programmable Logic and Applications, 9th International Workshop, 1999

1998

Performance Evaluation Tool for Rapid Prototyping of Hardware-Software Codesigns.

Karam S. Chatha, Ranga Vemuri

Proceedings of the Ninth IEEE International Workshop on Rapid System Prototyping (RSP 1998), 1998

A Tool for Partitioning and Pipelined Scheduling of Hardware-Software Systems.

Karam S. Chatha, Ranga Vemuri

Proceedings of the 11th International Symposium on System Synthesis, 1998

RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns.

Karam S. Chatha, Ranga Vemuri

Proceedings of the Sixth International Workshop on Hardware/Software Codesign, 1998