Lyl M. Ciganda Brasca

According to our database1, Lyl M. Ciganda Brasca authored at least 16 papers between 2009 and 2015.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
SW-based transparent in-field memory testing.
Proceedings of the 16th Latin-American Test Symposium, 2015

2014
MIHST: A Hardware Technique for Embedded Microprocessor Functional On-Line Self-Test.
IEEE Trans. Computers, 2014

On the in-field functional testing of decode units in pipelined RISC processors.
Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2014

An effective approach to automatic functional processor test generation for small-delay faults.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

2013
New techniques for reliability characterization of electronic circuits.
PhD thesis, 2013

On the Functional Test of the Register Forwarding and Pipeline Interlocking Unit in Pipelined Processors.
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013

A functional test algorithm for the register forwarding and pipeline interlocking unit in pipelined microprocessors.
Proceedings of the 8th International Design and Test Symposium, 2013

An Efficient Method for the Test of Embedded Memory Cores during the Operational Phase.
Proceedings of the 22nd Asian Test Symposium, 2013

2012
An Adaptive Low-Cost Tester Architecture Supporting Embedded Memory Volume Diagnosis.
IEEE Trans. Instrum. Meas., 2012

Automatic Generation of On-Line Test Programs through a Cooperation Scheme.
Proceedings of the 13th International Workshop on Microprocessor Test and Verification, 2012

On-line software-based self-test of the Address Calculation Unit in RISC processors.
Proceedings of the 17th IEEE European Test Symposium, 2012

A SBST strategy to test microprocessors' Branch Target Buffer.
Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2012

2011
A Parallel Tester Architecture for Accelerometer and Gyroscope MEMS Calibration and Test.
J. Electron. Test., 2011

An effective methodology for on-line testing of embedded microprocessors.
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011

2010
A tester architecture suitable for MEMS calibration and testing.
Proceedings of the 2011 IEEE International Test Conference, 2010

2009
An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs.
Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2009


  Loading...