Marek Gorgon

Orcid: 0000-0003-1746-1279

According to our database1, Marek Gorgon authored at least 50 papers between 2001 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Implementation of the PointPillars Network for 3D Object Detection in Reprogrammable Heterogeneous Devices Using FINN.
J. Signal Process. Syst., 2022

2021
Hardware-software implementation of a DNN for 3D object detection using FINN - a demo.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

Hardware-software implementation of the PointPillars network for 3D object detection in point clouds.
Proceedings of the DASIP '21: Workshop on Design and Architectures for Signal and Image Processing (14th edition), 2021

2020
Semi-Supervised Nests of Melanocytes Segmentation Method Using Convolutional Autoencoders.
Sensors, 2020

A novel method for tissue segmentation in high-resolution H&E-stained histopathological whole-slide images.
Comput. Medical Imaging Graph., 2020

Optimisation of the PointPillars network for 3D object detection in point clouds.
Proceedings of the Signal Processing: Algorithms, 2020

Foreground Object Segmentation in RGB-D Data Implemented on GPU.
Proceedings of the Advanced, Contemporary Control - Proceedings of KKA 2020, 2020

A Vision Based Hardware-Software Real-Time Control System for the Autonomous Landing of an UAV.
Proceedings of the Computer Vision and Graphics - International Conference, 2020

2019
Melanoma Thickness Prediction Based on Convolutional Neural Network With VGG-19 Model Transfer Learning.
Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2019

2018
Real-time hardware-software embedded vision system for ITS smart camera implemented in Zynq SoC.
J. Real Time Image Process., 2018

Hardware-Software Implementation of a SFM Module for Navigation an Unmanned Aerial Vehicles-A Demo.
Proceedings of the 2018 Conference on Design and Architectures for Signal and Image Processing, 2018

2017
Special issue on applied reconfigurable computing.
Microprocess. Microsystems, 2017

Special issue on design of algorithms and architectures for signal and image processing.
J. Syst. Archit., 2017

Embedded vision system for pedestrian detection based on HOG+SVM and use of motion information implemented in Zynq heterogeneous device.
Proceedings of the Signal Processing: Algorithms, 2017

H.265 Inverse Transform FPGA implementation in Impulse C.
Proceedings of the 2017 Federated Conference on Computer Science and Information Systems, 2017

Hardware-software abandoned object detection vision system in heterogeneous zynq device.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

Object tracking with the use of a moving camera implemented in heterogeneous zynq SoC - A demo.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

2016
FPGA-based Hardware-in-the-Loop environment using video injection concept for camera-based systems in automotive applications.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

An Efficient Hardware Architecture for Block Based Image Processing Algorithms.
Proceedings of the Applied Reconfigurable Computing - 12th International Symposium, 2016

2015
Automatically controlled pan-tilt smart camera with FPGA based image analysis system dedicated to real-time tracking of a moving object.
J. Syst. Archit., 2015

Real-Time Implementation of Background Modelling Algorithms in FPGA Devices.
Proceedings of the New Trends in Image Analysis and Processing - ICIAP 2015 Workshops, 2015

FPGA based system for real-time structure from motion computation.
Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing, 2015

2014
Efficient Hardware Implementation of the Horn-Schunck Algorithm for High-Resolution Real-Time Dense Optical Flow Sensor.
Sensors, 2014

Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA device.
J. Real Time Image Process., 2014

Real-time implementation of foreground object detection from a moving camera using the ViBe algorithm.
Comput. Sci. Inf. Syst., 2014

Implementation of Advanced Foreground Segmentation Algorithms GMM, ViBE and PBAS in FPGA and GPU - A Comparison.
Proceedings of the Computer Vision and Graphics - International Conference, 2014

Hardware-software implementation of vehicle detection and counting using virtual detection lines.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014

2013
FPGA-based DVCPRO HD Decoder Implementation Using Impulse C.
Comput. Sci., 2013

Hardware implementation of the PBAS foreground detection method in FPGA.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013

Real-time Implementation of the ViBe Foreground Object Segmentation Algorithm.
Proceedings of the 2013 Federated Conference on Computer Science and Information Systems, 2013

Foreground object features extraction with GLCM texture descriptor in FPGA.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

Session 3 (special session): Visual scene analysis in 2D and 3D.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

2012
Pipeline Implementation of Peer Group Filtering in FPGA.
Comput. Informatics, 2012

A survey of FPGA implementations of Artificial Spiking Neurons Models.
Bio Algorithms Med Syst., 2012

Floating point HOG implementation for real-time multiple object detection.
Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012

Is FPGA a suitable platform for advanced video surveillance systems?
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012

FPGA implementation of real-time head-shoulder detection using local binary patterns, SVM and foreground object detection.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012

FPGA implementation of camera tamper detection in real-time.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012

2011
Neural Networks for Medical Image Processing.
Bio Algorithms Med Syst., 2011

Real-Time Implementation of Moving Object Detection in Video Surveillance Systems using FPGA.
Comput. Sci., 2011

Real-time moving object detection for video surveillance system in FPGA.
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011

2010
Parallel implementation of local thresholding in Mitrion-C.
Int. J. Appl. Math. Comput. Sci., 2010

2009
Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009

2007
PixelStreams-based implementation of videodetector.
Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 2007

FPGA-based Road Traffic Videodetector.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

2006
Neural Network Implementation in Reprogrammable FPGA Devices - An Example for MLP.
Proceedings of the Artificial Intelligence and Soft Computing, 2006

Handel-C Design Enhancement for FPGA-Based DV Decoder.
Proceedings of the Reconfigurable Computing: Architectures and Applications, 2006

2005
Real-time Handel-C Based Implementation of DV Decoder.
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005

2004
Handel-C implementation of Classical Component Labelling Algorithm.
Proceedings of the 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August, 2004

2001
FPGA Based Controller for Heterogeneous Image Processing System.
Proceedings of the Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 2001


  Loading...