Michael M. Oshima

According to our database1, Michael M. Oshima authored at least 5 papers between 2005 and 2011.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
Extending HyperTransport™ technology to 8.0 Gb/s in 32-nm SOI-CMOS processors.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011

2010
A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2009
Loopback architecture for wafer-level at-speed testing of embedded HyperTransport<sup>TM</sup> processor links.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

2006
A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking.
IEEE J. Solid State Circuits, 2006

2005


  Loading...