Praveen Elakkumanan

According to our database1, Praveen Elakkumanan authored at least 12 papers between 2004 and 2008.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM).
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Electrically driven optical proximity correction based on linear programming.
Proceedings of the 2008 International Conference on Computer-Aided Design, 2008

2007
Intra-die process parameter variation and leakage analysis of cache at the microarchitectural level.
Proceedings of the 2007 IEEE International SOC Conference, 2007

2006
High Speed Robust Current Sense Amplifier for Nanoscale Memories: - A Winner Take All Approach.
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006

Leakage Reduction for Domino Circuits in Sub-65nm Technologies.
Proceedings of the 2006 IEEE International SOC Conference, Austin, Texas, USA, 2006

Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

SRAM Local Bit Line Access Failure Analyses.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

2005
Low Power SER Tolerant Design to Mitigate Single Event Transients in Nanoscale Circuits.
J. Low Power Electron., 2005

A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based SoCs.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005

DG-SRAM: a low leakage memory circuit.
Proceedings of the Proceedings 2005 IEEE International SOC Conference, 2005

RG-SRAM: A Low Gate Leakage Memory Design.
Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), 2005

2004
Leakage aware SER reduction technique for UDSM logic circuits.
Proceedings of the Proceedings 2004 IEEE International SOC Conference, 2004


  Loading...