Randy Huang

According to our database1, Randy Huang authored at least 14 papers between 1999 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Target-independent XLA optimization using Reinforcement Learning.
CoRR, 2023

2022
Can You Win Everything with A Lottery Ticket?
Trans. Mach. Learn. Res., 2022

2020
Optimizing Memory-Access Patterns for Deep Learning Accelerators.
CoRR, 2020

2017
Application of convolutional neural networks on Intel® Xeon® processor with integrated FPGA.
Proceedings of the 2017 IEEE High Performance Extreme Computing Conference, 2017

Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?
Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017

Fine-Grained Acceleration of Binary Neural Networks Using Intel® Xeon® Processor with Integrated FPGA.
Proceedings of the 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2017

2016
Dissecting Xeon + FPGA: Why the integration of CPUs and FPGAs makes a power difference for the datacenter: Invited Paper.
Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016

2006
Stream computations organized for reconfigurable execution.
Microprocess. Microsystems, 2006

Stochastic spatial routing for reconfigurable networks.
Microprocess. Microsystems, 2006

2003
Stochastic, spatial routing for hypergraphs, trees, and meshes.
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2003

2002
Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine.
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2002

Hardware-Assisted Fast Routing.
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002

2000
Stream Computations Organized for Reconfigurable Execution (SCORE).
Proceedings of the Field-Programmable Logic and Applications, 2000

1999
HSRA: High-Speed, Hierarchical Synchroous Reconfigurable Array.
Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 1999


  Loading...