Roberto Saletti

According to our database1, Roberto Saletti authored at least 56 papers between 1989 and 2018.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepage:

On csauthors.net:

Bibliography

2018
Hardware-in-the-Loop Platform for Assessing Battery State Estimators in Electric Vehicles.
IEEE Access, 2018

2017
Simulation platform for analyzing battery parallelization.
Proceedings of the 14th International Conference on Synthesis, 2017

Tuning of Moving Window Least Squares-based algorithm for online battery parameter estimation.
Proceedings of the 14th International Conference on Synthesis, 2017

2016
E-transportation: the role of embedded systems in electric energy transfer from grid to vehicle.
EURASIP J. Emb. Sys., 2016

Hardware-in-the-loop simulation of FPGA-based state estimators for electric vehicle batteries.
Proceedings of the 25th IEEE International Symposium on Industrial Electronics, 2016

System on chip battery state estimator: E-bike case study.
Proceedings of the IECON 2016, 2016

2015
Implementation of the fast charging concept for electric local public transport: The case-study of a minibus.
Proceedings of the 13th IEEE International Conference on Industrial Informatics, 2015

2014
Design and Safety Verification of a Distributed Charge Equalizer for Modular Li-Ion Batteries.
IEEE Trans. Industrial Informatics, 2014

Reconfigurable architecture for computing histograms in real-time tailored to FPGA-based smart camera.
Proceedings of the 23rd IEEE International Symposium on Industrial Electronics, 2014

Experimental validation of an efficient charge equalization system for Lithium-ion batteries.
Proceedings of the 23rd IEEE International Symposium on Industrial Electronics, 2014

Design of the traction battery for a Formula SAE racing car.
Proceedings of the 23rd IEEE International Symposium on Industrial Electronics, 2014

FPGA implementation of the mix algorithm for state-of-charge estimation of Lithium-ion batteries.
Proceedings of the IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society, Dallas, TX, USA, October 29, 2014

Comparing open-circuit voltage hysteresis models for lithium-iron-phosphate batteries.
Proceedings of the IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society, Dallas, TX, USA, October 29, 2014

Squeeze the Lemon: Balancing as a Way to Use Every Drop of Energy in a Lithium-Ion Battery.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2014

2013
High-Efficiency Digitally Controlled Charge Equalizer for Series-Connected Cells Based on Switching Converter and Super-Capacitor.
IEEE Trans. Industrial Informatics, 2013

Reconfigurable FPGA architecture for computer vision applications in Smart Camera Networks.
Proceedings of the Seventh International Conference on Distributed Smart Cameras, 2013

SuperCap-Based Energy Back-up System for Automotive Electronic Control Units.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2013

2012
Audio Telecom ADC Featuring Click-Free Gain Control Technique, Dithering Insertion, and Idle Tone Shifting.
IEEE Trans. Instrumentation and Measurement, 2012

Wireless Sensor Node for Surface Seawater Density Measurements.
Sensors, 2012

Design of a module switch for battery pack reconfiguration in high-power applications.
Proceedings of the 21st IEEE International Symposium on Industrial Electronics, 2012

Batteries and battery management systems for electric vehicles.
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012

2011
A New and Accurate System for Measuring Cruising Yacht Freeboards With Magnetostrictive Sensors.
IEEE Trans. Instrumentation and Measurement, 2011

Design and Verification of Hardware Building Blocks for High-Speed and Fault-Tolerant In-Vehicle Networks.
IEEE Trans. Industrial Electronics, 2011

2010
Firmware/software platform for rapid development of PC-based data acquisition systems.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

Effective modeling of temperature effects on lithium polymer cells.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

2009
FPGA/DSP-based implementation of a high-performance multi-channel counter.
Journal of Systems Architecture - Embedded Systems Design, 2009

Distributed sensor for steering wheel rip force measurement in driver fatigue detection.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
Electronic Control of a Motorcycle Suspension for Preload Self-Adjustment.
IEEE Trans. Industrial Electronics, 2008

2007
The importance of At-Speed Scan Testing: an industrial experience.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

A Hardware-Software Platform for Design and Verification of In-Motorcycle Electronic Systems.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

FPGA/DSP-based Configurable Multi-Channel Counter.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

2006
Single-photon avalanche diode arrays for fast transients and adaptive optics.
IEEE Trans. Instrumentation and Measurement, 2006

Wireless Audio Communication Network for In-Vehicle Access of Infotainment Services in Motorcycles.
Proceedings of the IEEE 17th International Symposium on Personal, 2006

FlexRay transceiver in a 0.35 µm CMOS high-voltage technology.
Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, 2006

2005
60-channel high-resolution counter array for high-speed continuous long-term data acquisition.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

Self-adjusting multiple-period locked delay line For high-resolution multiphase clock generation.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

2004
Ultralow-power adiabatic circuit semi-custom design.
IEEE Trans. VLSI Syst., 2004

SEU Protected CPU for Slow Control on Space Vehicles.
Proceedings of the 2nd IEEE International Workshop on Electronic Design, 2004

2003
A technique for nonlinearity self-calibration of DLLs.
IEEE Trans. Instrumentation and Measurement, 2003

A CMOS integrated driver for incandescent lamps with output power control.
IEEE Trans. Industrial Electronics, 2003

Designing and Testing High Dependable Memories for Aerospace Applications.
Proceedings of the IFIP VLSI-SoC 2003, 2003

A Switched Opamp-based 10-b Integrated ADC for Ultra Low-power Applications.
Proceedings of the IFIP VLSI-SoC 2003, 2003

A Switched Opamp Based 10 Bits Integrated ADC for Ultra Low Power Applications.
Proceedings of the VLSI-SOC: From Systems to Chips, 2003

Exhaustive Test of Several Dependable Memory Architectures Designed by GRAAL Tool.
Proceedings of the 12th Asian Test Symposium (ATS 2003), 17-19 November 2003, Xian, China, 2003

2002
Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library.
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002

2001
Non-linearity reduction technique for delay-locked delay-lines.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

1999
An efficient VLSI architecture for real-time additive synthesis of musical signals.
IEEE Trans. VLSI Syst., 1999

1997
A pyramid vector quantizer chip for HDTV applications.
European Transactions on Telecommunications, 1997

Useful Application of CMOS Ternary Logic to the Realisation of Asynchronous Circuits.
Proceedings of the 27th IEEE International Symposium on Multiple-Valued Logic, 1997

A single-chip 1, 200 sinusoid real-time generator for additive synthesis of musical signals.
Proceedings of the 1997 IEEE International Conference on Acoustics, 1997

On the Realisation of Delay-Insensitive Asynchronous Circuits with CMOS Ternary Logic.
Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 1997

1996
VLSI design of a parallel architecture 2-D rank order filter.
Proceedings of the 8th European Signal Processing Conference, 1996

1992
Single-chip adaptive FIR filter for acoustic echo canceller board.
Signal Processing, 1992

ASIC-based acoustic echo-canceller board for VME bus.
European Transactions on Telecommunications, 1992

1990
An example of a new VLSI design style based on systolic macrocells: A high-speed single-chip transversal filter for signal processing applications.
European Transactions on Telecommunications, 1990

1989
A VLSI systolic adder for digital filtering of delta-modulated signals.
IEEE Trans. Acoustics, Speech, and Signal Processing, 1989


  Loading...