Sabyasachi Deyati

Orcid: 0000-0001-9172-2495

According to our database1, Sabyasachi Deyati authored at least 23 papers between 2011 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
BISCC: A Novel Approach to Built In State Consistency Checking For Quick Volume Validation of Mixed-Signal/RF Systems.
J. Electron. Test., June, 2023

2021
High Resolution Pulse Propagation Driven Trojan Detection in Digital Systems.
J. Electron. Test., 2021

2020
Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

2017
Scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems.
PhD thesis, 2017

Post-Silicon Validation: Automatic Characterization of RF Device Nonidealities via Iterative Learning Experiments on Hardware.
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017

Concurrent built in test and tuning of beamforming MIMO systems using learning assisted performance optimization.
Proceedings of the IEEE International Test Conference, 2017

BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

2016
Adaptive testing of analog/RF circuits using hardware extracted FSM models.
Proceedings of the 34th IEEE VLSI Test Symposium, 2016

TRAP: Test Generation Driven Classification of Analog/RF ICs Using Adaptive Probabilistic Clustering Algorithm.
Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, 2016

DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems.
Proceedings of the 2016 IEEE International Test Conference, 2016

Trojan detection in digital systems using current sensing of pulse propagation in logic gates.
Proceedings of the 17th International Symposium on Quality Electronic Design, 2016

Noise-Resilient SRAM Physically Unclonable Function Design for Security.
Proceedings of the 25th IEEE Asian Test Symposium, 2016

Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits.
Proceedings of the 25th IEEE Asian Test Symposium, 2016

2015
Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security.
Proceedings of the 24th IEEE Asian Test Symposium, 2015

2014
Low Cost Signal Reconstruction Based Testing of RF Components using Incoherent Undersampling.
J. Electron. Test., 2014

Atomic model learning: A machine learning paradigm for post silicon debug of RF/analog circuits.
Proceedings of the 32nd IEEE VLSI Test Symposium, 2014

A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time.
Proceedings of the 2014 International Test Conference, 2014

High Resolution Pulse Propagation Driven Trojan Detection in Digital Logic: Optimization Algorithms and Infrastructure.
Proceedings of the 23rd IEEE Asian Test Symposium, 2014

2013
RAVAGE: Post-silicon validation of mixed signal systems using genetic stimulus evolution and model tuning.
Proceedings of the 31st IEEE VLSI Test Symposium, 2013

VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests.
Proceedings of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, 2013

2012
Pilot symbol driven monitoring of electrical degradation in RF transmitter systems using model anomaly diagnosis.
Proceedings of the 18th IEEE International On-Line Testing Symposium, 2012

Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits.
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012

2011
An automated design methodology for yield aware analog circuit synthesis in submicron technology.
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011


  Loading...