Stavros G. Stavrinides

According to our database1, Stavros G. Stavrinides authored at least 25 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
The Impact of COVID-19 on Weak-Form Efficiency in Cryptocurrency and Forex Markets.
Entropy, December, 2023

Spontaneous Symmetry Breaking in Systems Obeying the Dynamics of On-Off Intermittency and Presenting Bimodal Amplitude Distributions.
Symmetry, July, 2023

Variability in Resistive Memories.
Adv. Intell. Syst., June, 2023

Investigating Dynamical Complexity and Fractal Characteristics of Bitcoin/US Dollar and Euro/US Dollar Exchange Rates around the COVID-19 Outbreak.
Entropy, February, 2023

A Behavioural Compact Model for Programmable Neuromorphic ReRAM.
Proceedings of the 18th ACM International Symposium on Nanoscale Architectures, 2023

Implementation of a Physically Unclonable Function using LEDs and LDRs.
Proceedings of the 12th International Conference on Modern Circuits and Systems Technologies, 2023

2022
Real-World Chaos-Based Cryptography Using Synchronised Chua Chaotic Circuits.
CoRR, 2022

A Dedicated Mixed-Signal Characterisation and Testing Framework for Novel Digital Security Circuits That Use Carbon-Nanotube-Based Physical Unclonable Functions.
Proceedings of the 11th International Conference on Modern Circuits and Systems Technologies, 2022

Empirical Modelling of ReRAM Measured Characteristics Using Charge and Flux.
Proceedings of the 11th International Conference on Modern Circuits and Systems Technologies, 2022

2021
A Switched Capacitor Memristive Emulator.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Tachyons and Solitons in Spontaneous Symmetry Breaking in the Frame of Field Theory.
Symmetry, 2021

Observation of stochastic resonance for weak periodic magnetic field signal using a chaotic system.
Commun. Nonlinear Sci. Numer. Simul., 2021

Emulating a Chaotic Economic Model By Using A Microcontroller.
Proceedings of the 10th International Conference on Modern Circuits and Systems Technologies, 2021

A New Temperature-Based Model for the Reset Transition on ReRAM Memristive Devices.
Proceedings of the 10th International Conference on Modern Circuits and Systems Technologies, 2021

A Stochastic Switched Capacitor Memristor Emulator.
Proceedings of the 10th International Conference on Modern Circuits and Systems Technologies, 2021

2020
Efficient Implementation of Memristor Cellular Nonlinear Networks using Stochastic Computing.
Proceedings of the European Conference on Circuit Theory and Design, 2020

2019
Chaotic Map Synchronization by Common-Mode Truncation Pulses for Secure Communications.
Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2019

A Non-Quasi Static Model for Reset Voltage Variation in Memristive Devices.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

2018
Effective accuracy estimation and representation error reduction for stochastic logic operations.
Proceedings of the 7th International Conference on Modern Circuits and Systems Technologies, 2018

Emulating memristors in a digital environment using stochastic logic.
Proceedings of the 7th International Conference on Modern Circuits and Systems Technologies, 2018

Design and implementation of passive memristor emulators using a charge-flux approach.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

A Purely Digital Memristor Emulator based on a Flux-Charge Model.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

2013
A Digital Nonautonomous Chaotic Oscillator Suitable for Information Transmission.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

2010
In-Out Intermittent Loss of Synchronization in Two Unidirectionally Coupled Nonlinear Fourth-Order Autonomous Circuits.
Int. J. Bifurc. Chaos, 2010

2008
The intermittency Route to Chaos of an Electronic Digital oscillator.
Int. J. Bifurc. Chaos, 2008


  Loading...