Zheng Wang

Affiliations:
  • Nanyang Technological University, Singapore


According to our database1, Zheng Wang authored at least 13 papers between 2011 and 2016.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
Reliable Many-Core System-on-Chip Design Using K-Node Fault Tolerant Graphs.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016

A low overhead error confinement method based on application statistical characteristics.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Statistical fault injection for impact-evaluation of timing errors on application performance.
Proceedings of the 53rd Annual Design Automation Conference, 2016

Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control.
Proceedings of the 25th IEEE Asian Test Symposium, 2016

2015
Architectural reliability estimation using design diversity.
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015

2014
Processor Design with Asymmetric Reliability.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014

System-level reliability exploration framework for heterogeneous MPSoC.
Proceedings of the Great Lakes Symposium on VLSI 2014, GLSVLSI '14, Houston, TX, USA - May 21, 2014

2013
Fast reliability exploration for embedded processors via high-level fault injection.
Proceedings of the International Symposium on Quality Electronic Design, 2013

Opportunistic redundancy for improving reliability of embedded processors.
Proceedings of the 8th International Design and Test Symposium, 2013

Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design.
Proceedings of the Design, Automation and Test in Europe, 2013

2012
High-Level Design Space and Flexibility Exploration for Adaptive, Energy-Efficient WCDMA Channel Estimation Architectures.
Int. J. Reconfigurable Comput., 2012

ASIC synthesis using Architecture Description Language.
Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, 2012

2011
Adaptive Energy-Efficient Architecture for WCDMA Channel Estimation.
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011


  Loading...