Zipeng Chen

Orcid: 0009-0002-5064-0834

According to our database1, Zipeng Chen authored at least 29 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Parametric design and modeling method of carbon fiber reinforcement plastic-laminated components applicable for multi-material vehicle body development.
J. Comput. Des. Eng., December, 2023

A D-Band Joint Radar-Communication CMOS Transceiver.
IEEE J. Solid State Circuits, February, 2023

Modularized Mutuality Network for Emotion-Cause Pair Extraction.
IEEE ACM Trans. Audio Speech Lang. Process., 2023

SemanticCrop: Boosting Contrastive Learning via Semantic-Cropped Views.
Proceedings of the Pattern Recognition and Computer Vision - 6th Chinese Conference, 2023

Dynamic Recommendation System Based on Event Knowledge Graph in Telecom O&M (Telecom Operations and Maintenance Field).
Proceedings of the 7th International Conference on Computer Science and Application Engineering, 2023

2022
Difference-Guided Representation Learning Network for Multivariate Time-Series Classification.
IEEE Trans. Cybern., 2022

A Self-Adapted Two-Point Modulation Type-II Digital PLL for Fast Chirp Rate and Wide Chirp-Bandwidth FMCW Signal Generation.
IEEE J. Solid State Circuits, 2022

A Ka-band calibratable phased-array front-end chip with high element-consistency.
Sci. China Inf. Sci., 2022

Research on the Application of LSTM Model Based on Electrical Equipment in Electromagnetic Field Calculation.
Proceedings of the International Conference on Artificial Intelligence, 2022

2021
Deformable Self-Attention for Text Classification.
IEEE ACM Trans. Audio Speech Lang. Process., 2021

A 77 GHz FMCW MIMO radar system based on 65nm CMOS cascadable 2T3R transceiver.
Sci. China Inf. Sci., 2021

A 122-168GHz Radar/Communication Fusion-Mode Transceiver with 30GHz Chirp Bandwidth, 13dBm Psat, and 8.3dBm OP1dB in 28nm CMOS.
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021

A 11.1-to-14.2 GHz Self-adapted Two-point Modulation Dual-path Type-II Digital PLL Concurrently Achieving 124.7-MHz/μs Chirp Rate and 2.27-GHz Bandwidth.
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021

Time-Aware Multi-Scale RNNs for Time Series Modeling.
Proceedings of the Thirtieth International Joint Conference on Artificial Intelligence, 2021

A Span-based Dynamic Local Attention Model for Sequential Sentence Classification.
Proceedings of the 59th Annual Meeting of the Association for Computational Linguistics and the 11th International Joint Conference on Natural Language Processing, 2021

2020
A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC With Dual Rising-Edge Fractional-Phase Detector.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

A U-Band PLL Using Implicit Distributed Resonators for Sub-THz Wireless Transceivers in 40 nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

A 27-31 ​GHz 6-bit phase shifter with low phase error/gain variation in 65 ​nm CMOS.
Microelectron. J., 2020

A CMOS 76-81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator.
IEEE J. Solid State Circuits, 2020

A Fully Integrated K-Band Dual Down-Conversion Receiver for Radar Applications in 90 nm CMOS.
IEEE Access, 2020

A 44-52 GHz Reflection-type Phase Shifter with 1.4° Phase Resolution in 28nm CMOS Process.
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020

MODE-LSTM: A Parameter-efficient Recurrent Network with Multi-Scale for Sentence Classification.
Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing, 2020

2019
Transformer-Based Ultra-Wide Band 43 GHz VCO in 28 nm CMOS for FMCW Radar System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

A Fully Integrated 27.5-30.5 GHz 8-Element Phased-Array Transmit Front-end Module in 65 nm CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2019

2018
A 0.1-5.0 GHz flexible SDR receiver with digitally assisted calibration in 65 nm CMOS.
Microelectron. J., 2018

A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC with Dual Rising-Edge Fractional-Phase Detector.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018

A CMOS 76-81 GHz 2TX 3RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018

2017
An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS.
IEEE Trans. Very Large Scale Integr. Syst., 2017

2016
A reconfigurable IF receiver supporting intra-band non-contiguous carrier aggregation in 65 nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016


  Loading...