Adarsha Balaji

Orcid: 0000-0002-3535-8788

According to our database1, Adarsha Balaji authored at least 22 papers between 2018 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware.
IEEE Trans. Emerg. Top. Comput., 2023

Application - Hardware Co-Optimization of Crossbar-Based Neuromorphic Systems.
Proceedings of the International Conference on Machine Learning and Applications, 2023

2022
Design-Technology Co-Optimization for NVM-Based Neuromorphic Processing Elements.
ACM Trans. Embed. Comput. Syst., November, 2022

DFSynthesizer: Dataflow-based Synthesis of Spiking Neural Networks to Neuromorphic Hardware.
ACM Trans. Embed. Comput. Syst., 2022

Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review.
CoRR, 2022

Design of Many-Core Big Little µBrains for Energy-Efficient Embedded Neuromorphic Computing.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
Dynamic Reliability Management in Neuromorphic Computing.
ACM J. Emerg. Technol. Comput. Syst., 2021

Enabling Resource-Aware Mapping of Spiking Neural Networks via Spatial Decomposition.
IEEE Embed. Syst. Lett., 2021

Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing.
CoRR, 2021

NeuroXplorer 1.0: An Extensible Framework for Architectural Exploration with Spiking Neural Networks.
Proceedings of the ICONS 2021: International Conference on Neuromorphic Systems 2021, 2021

On the role of system software in energy management of neuromorphic computing.
Proceedings of the CF '21: Computing Frontiers Conference, 2021

2020
Run-time Mapping of Spiking Neural Networks to Neuromorphic Hardware.
J. Signal Process. Syst., 2020

Mapping Spiking Neural Networks to Neuromorphic Hardware.
IEEE Trans. Very Large Scale Integr. Syst., 2020

Compiling Spiking Neural Networks to Neuromorphic Hardware.
Proceedings of the 21st ACM SIGPLAN/SIGBED International Conference on Languages, 2020

PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

Compiling Spiking Neural Networks to Mitigate Neuromorphic Hardware Constraints.
Proceedings of the 11th International Green and Sustainable Computing Workshops, 2020

2019
RotaSYN: Rotary Traveling Wave Oscillator SYNthesizer.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing.
IEEE Comput. Archit. Lett., 2019

A Framework for the Analysis of Throughput-Constraints of SNNs on Neuromorphic Hardware.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019

Exploration of Segmented Bus As Scalable Global Interconnect for Neuromorphic Computing.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

Design Methodology for Embedded Approximate Artificial Neural Networks.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

2018
Power-Accuracy Trade-Offs for Heartbeat Classification on Neural Networks Hardware.
J. Low Power Electron., 2018


  Loading...