Anup Das

Orcid: 0000-0002-5673-2636

Affiliations:
  • Drexel University, Philadelphia, PA, USA
  • IMEC Netherlands (former)
  • University of Southampton, UK (former)
  • National University of Singapore (former)


According to our database1, Anup Das authored at least 97 papers between 2010 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of two.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware.
IEEE Des. Test, April, 2023

NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware.
IEEE Trans. Emerg. Top. Comput., 2023

ACM TECS Special Issue on Embedded System Security Tutorials.
ACM Trans. Embed. Comput. Syst., 2023

FPGA Implementation of OTFS Modulation for 6G Communication Systems.
CoRR, 2023

Improving Performance of Network-on-Memory Architectures via (De-)/Compression-in-DRAM.
Proceedings of the ACM International Workshop on System-Level Interconnect Pathfinding, 2023

Design of a Tunable Astrocyte Neuromorphic Circuitry with Adaptable Fault Tolerance.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023

Online Performance Monitoring of Neuromorphic Computing Systems.
Proceedings of the IEEE European Test Symposium, 2023

Preserving Privacy of Neuromorphic Hardware From PCIe Congestion Side-Channel Attack.
Proceedings of the 47th IEEE Annual Computers, Software, and Applications Conference, 2023

Hardware-Software Co-Design for On-Chip Learning in AI Systems.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

2022
Design-Technology Co-Optimization for NVM-Based Neuromorphic Processing Elements.
ACM Trans. Embed. Comput. Syst., November, 2022

Endurance-Aware Mapping of Spiking Neural Networks to Neuromorphic Hardware.
IEEE Trans. Parallel Distributed Syst., 2022

DFSynthesizer: Dataflow-based Synthesis of Spiking Neural Networks to Neuromorphic Hardware.
ACM Trans. Embed. Comput. Syst., 2022

A Coupled Neural Circuit Design for Guillain-Barre Syndrome.
CoRR, 2022

Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants.
CoRR, 2022

Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review.
CoRR, 2022

Real-Time Scheduling of Machine Learning Operations on Heterogeneous Neuromorphic SoC.
Proceedings of the 20th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2022

Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training.
Proceedings of the International Joint Conference on Neural Networks, 2022

CARLsim 6: An Open Source Library for Large-Scale, Biologically Detailed Spiking Neural Network Simulation.
Proceedings of the International Joint Conference on Neural Networks, 2022

Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity.
Proceedings of the International Joint Conference on Neural Networks, 2022

Design of Many-Core Big Little µBrains for Energy-Efficient Embedded Neuromorphic Computing.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

A design methodology for fault-tolerant computing using astrocyte neural networks.
Proceedings of the CF '22: 19th ACM International Conference on Computing Frontiers, Turin, Italy, May 17, 2022

2021
Dynamic Reliability Management in Neuromorphic Computing.
ACM J. Emerg. Technol. Comput. Syst., 2021

Enabling Resource-Aware Mapping of Spiking Neural Networks via Spatial Decomposition.
IEEE Embed. Syst. Lett., 2021

Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing.
CoRR, 2021

Special Session: Reliability Analysis for ML/AI Hardware.
CoRR, 2021

Motif Identification using CNN-based Pairwise Subsequence Alignment Score Prediction.
CoRR, 2021

Special Session: Reliability Analysis for AI/ML Hardware.
Proceedings of the 39th IEEE VLSI Test Symposium, 2021

NeuroXplorer 1.0: An Extensible Framework for Architectural Exploration with Spiking Neural Networks.
Proceedings of the ICONS 2021: International Conference on Neuromorphic Systems 2021, 2021

A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

Automated Generation of Integrated Digital and Spiking Neuromorphic Machine Learning Accelerators.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

Design Technology Co-Optimization for Neuromorphic Computing.
Proceedings of the 12th International Green and Sustainable Computing Workshops, 2021

On the role of system software in energy management of neuromorphic computing.
Proceedings of the CF '21: Computing Frontiers Conference, 2021

Aging-Aware Request Scheduling for Non-Volatile Main Memory.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021

Improving Inference Lifetime of Neuromorphic Systems via Intelligent Synapse Mapping.
Proceedings of the 32nd IEEE International Conference on Application-specific Systems, 2021

2020
Run-time Mapping of Spiking Neural Networks to Neuromorphic Hardware.
J. Signal Process. Syst., 2020

Mapping Spiking Neural Networks to Neuromorphic Hardware.
IEEE Trans. Very Large Scale Integr. Syst., 2020

Machine learning applications to DNA subsequence and restriction site analysis.
CoRR, 2020

A Case for Lifetime Reliability-Aware Neuromorphic Computing.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

Compiling Spiking Neural Networks to Neuromorphic Hardware.
Proceedings of the 21st ACM SIGPLAN/SIGBED International Conference on Languages, 2020

Thermal-Aware Compilation of Spiking Neural Networks to Neuromorphic Hardware.
Proceedings of the Languages and Compilers for Parallel Computing, 2020

Improving phase change memory performance with data content aware access.
Proceedings of the ISMM '20: 2020 ACM SIGPLAN International Symposium on Memory Management, 2020

Exploiting inter- and intra-memory asymmetries for data mapping in hybrid tiered-memories.
Proceedings of the ISMM '20: 2020 ACM SIGPLAN International Symposium on Memory Management, 2020

PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

Reliability-Performance Trade-offs in Neuromorphic Computing.
Proceedings of the 11th International Green and Sustainable Computing Workshops, 2020

Design Methodologies for Reliable and Energy-efficient PCM Systems.
Proceedings of the 11th International Green and Sustainable Computing Workshops, 2020

Compiling Spiking Neural Networks to Mitigate Neuromorphic Hardware Constraints.
Proceedings of the 11th International Green and Sustainable Computing Workshops, 2020

Improving Dependability of Neuromorphic Computing With Non-Volatile Memory.
Proceedings of the 16th European Dependable Computing Conference, 2020

2019
Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories.
ACM Trans. Embed. Comput. Syst., 2019

A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing.
IEEE Comput. Archit. Lett., 2019

A Framework for the Analysis of Throughput-Constraints of SNNs on Neuromorphic Hardware.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019

Exploration of Segmented Bus As Scalable Global Interconnect for Neuromorphic Computing.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

Design Methodology for Embedded Approximate Artificial Neural Networks.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

2018
Energy-Efficient Mapping of LTE-A PHY Signal Processing Tasks on Microservers.
IEEE Trans. Green Commun. Netw., 2018

Unsupervised heart-rate estimation in wearables with Liquid states and a probabilistic readout.
Neural Networks, 2018

Power-Accuracy Trade-Offs for Heartbeat Classification on Neural Networks Hardware.
J. Low Power Electron., 2018

Reference-free Calibration in Sensor Networks.
CoRR, 2018

Graceful Performance Adaption through Hardware-Software Interaction for Autonomous Battery Management of Multicore Smartphones.
Proceedings of the Ninth International Green and Sustainable Computing Conference, 2018

Dataflow-Based Mapping of Spiking Neural Networks on Neuromorphic Hardware.
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018

Mapping of local and global synapses on spiking neuromorphic hardware.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

VRL-DRAM: improving DRAM performance via variable refresh latency.
Proceedings of the 55th Annual Design Automation Conference, 2018

Heartbeat Classification in Wearables Using Multi-layer Perceptron and Time-Frequency Joint Distribution of ECG.
Proceedings of the Third IEEE/ACM International Conference on Connected Health: Applications, 2018

2017
Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017

2016
Reliability and Energy-Aware Mapping and Scheduling of Multimedia Applications on Multiprocessor Systems.
IEEE Trans. Parallel Distributed Syst., 2016

Adaptive and Hierarchical Runtime Manager for Energy-Aware Thermal Management of Embedded Systems.
ACM Trans. Embed. Comput. Syst., 2016

Learning Transfer-Based Adaptive Energy Minimization in Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

Graceful Performance Modulation for Power-Neutral Transient Computing Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

Workload Change Point Detection for Runtime Thermal Management of Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
Autonomous Soft-Error Tolerance of FPGA Configuration Bits.
ACM Trans. Reconfigurable Technol. Syst., 2015

Execution Trace-Driven Energy-Reliability Optimization for Multimedia MPSoCs.
ACM Trans. Reconfigurable Technol. Syst., 2015

Approaches to Transient Computing for Energy Harvesting Systems: A Quantitative Evaluation.
Proceedings of the 3rd International Workshop on Energy Harvesting & Energy Neutral Sensing Systems, 2015

Hardware-software interaction for run-time power optimization: A case study of embedded Linux on multicore smartphones.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2015

Adaptive Energy Minimization of OpenMP Parallel Applications on Many-Core Systems.
Proceedings of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and the 4th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2015

Workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2014
Energy-aware task mapping and scheduling for reliable embedded computing systems.
ACM Trans. Embed. Comput. Syst., 2014

Communication and migration energy aware task mapping for reliable multiprocessor systems.
Future Gener. Comput. Syst., 2014

A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014

Criticality-aware scrubbing mechanism for SRAM-based FPGAs.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014

Artificial intelligence based task mapping and pipelined scheduling for checkpointing on real time systems with imperfect fault detection.
Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2014

Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

2013
Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCs.
Proceedings of the 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013

Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation.
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013

RAPIDITAS: RAPId Design-Space-Exploration Incorporating Trace-Based Analysis and Simulation.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013

Run-time mapping for reliable many-cores based on energy/performance trade-offs.
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013

Communication and migration energy aware design space exploration for multicore systems with intermittent faults.
Proceedings of the Design, Automation and Test in Europe, 2013

Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems.
Proceedings of the Design, Automation and Test in Europe, 2013

Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.
Proceedings of the 50th Annual Design Automation Conference 2013, 2013

Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems.
Proceedings of the International Conference on Compilers, 2013

2012
A design flow for partially reconfigurable heterogeneous multi-processor platforms.
Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, 2012

Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs.
Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, 2012

Fault-tolerant network interface for spatial division multiplexing based Network-on-Chip.
Proceedings of the 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2012

Energy-Aware Communication and Remapping of Tasks for Reliable Multimedia Multiprocessor Systems.
Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems, 2012

Minimizing Power Consumption of Spatial Division Based Networks-on-Chip Using Multi-path and Frequency Reduction.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012

2010
A study on performance benefits of core morphing in an asymmetric multicore processor.
Proceedings of the 28th International Conference on Computer Design, 2010


  Loading...