Curtis McAllister

According to our database1, Curtis McAllister authored at least 7 papers between 1994 and 2016.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
SPARC M7: A 20 nm 32-Core 64 MB L3 Cache Processor.
IEEE J. Solid State Circuits, 2016

2015
M7: Oracle's Next-Generation Sparc Processor.
IEEE Micro, 2015


4.3 Fine-grained adaptive power management of the SPARC M7 processor.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

2013
The Next Generation 64b SPARC Core in a T4 SoC Processor.
IEEE J. Solid State Circuits, 2013

2012
The next-generation 64b SPARC core in a T4 SoC processor.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012

1994
A Workstation I/O System on a Chip.
Proceedings of the Spring COMPCON 94, Digest of Papers, San Francisco, California, USA, February 28, 1994


  Loading...