David Guevorkian

According to our database1, David Guevorkian authored at least 14 papers between 2004 and 2015.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
Guest Editorial: Special Issue on Embedded Computer Systems: Architectures, Modeling and Simulation.
Int. J. Parallel Program., 2015

2013
Low-power application-specific FFT processor for LTE applications.
Proceedings of the 2013 International Conference on Embedded Computer Systems: Architectures, 2013

Pipelined FFT for wireless communications supporting 128-2048 / 1536 -point transforms.
Proceedings of the IEEE Global Conference on Signal and Information Processing, 2013

2012
Circulant Hermitian Matrix Inversion Method Based on Discrete Cosine and Sine Transforms.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

Combining associative computing and distributed arithmetic methods for efficient implementation of multiple inner products.
Proceedings of the Multimedia on Mobile Devices 2012; and Multimedia Content Access: Algorithms and Systems VI, 2012

2009
Approximating sine functions using variable-precision Taylor polynomials.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2009

High-throughput flexible constraint length Viterbi decoders on de Bruijn, shuffle-exchange and butterfly connected architectures.
Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, 2009

2007
On a Class of Parametric Transforms and Its Application to Image Compression.
EURASIP J. Adv. Signal Process., 2007

2006
Signal Denoising Based on Parametric Haar-Like Transforms.
Proceedings of the SIGMAP 2006, 2006

Parametric Haar-Like Transforms in Image Denoising.
Proceedings of the International Conference on Image Processing, 2006

2005
A Method for Designing High-Radix Multiplier-Based Processing Units for Multimedia Applications.
IEEE Trans. Circuits Syst. Video Technol., 2005

A Radix-8 Multiplier Design and Its Extension for Efficient Implementation of Imaging Algorithms.
Proceedings of the Embedded Computer Systems: Architectures, 2005

An image compression scheme based on parametric Haar-like transform.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
A Family of Accelerators for Matrix-Vector Arithmetics Based on High-Radix Multiplier Structures.
Proceedings of the Computer Systems: Architectures, 2004


  Loading...