Dominic DiClemente

According to our database1, Dominic DiClemente authored at least 6 papers between 2007 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2021
11.2 A 26.5625-to-106.25Gb/s XSR SerDes with 1.55pJ/b Efficiency in 7nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2018
A 4-Lane 1.25-to-28.05Gb/s multi-standard 6pJ/b 40dB transceiver in 14nm FinFET with independent TX/RX rate support.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2009
A Wide Frequency Tuning Range Active-inductor Voltage-controlled Oscillator for Ultra Wideband Applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2008
Current-Mode Phase-Locked Loops With CMOS Active Transformers.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

2007
Current-Mode Phase-Locked Loops - A New Architecture.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007


  Loading...