Giacomo Paci

According to our database1, Giacomo Paci authored at least 14 papers between 2006 and 2014.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2014
Sleep power minimisation using adaptive duty-cycling of DC-DC converters in state-retentive systems.
IET Circuits, Devices & Systems, 2014

2013
SWIFTNET: A data acquisition protocol for fast-reactive monitoring applications.
Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems, 2013

Long Term WSN Monitoring for Energy Efficiency in EU Cultural Heritage Buildings.
Proceedings of the Real-World Wireless Sensor Networks, 2013

Prolonging the lifetime of wireless sensor networks using light-weight forecasting algorithms.
Proceedings of the 2013 IEEE Eighth International Conference on Intelligent Sensors, 2013

An Application-Specific Forecasting Algorithm for Extending WSN Lifetime.
Proceedings of the IEEE International Conference on Distributed Computing in Sensor Systems, 2013

Trade-offs of Forecasting Algorithm for Extending WSN Lifetime in a Real-World Deployment.
Proceedings of the IEEE International Conference on Distributed Computing in Sensor Systems, 2013

Perpetual and low-cost power meter for monitoring residential and industrial appliances.
Proceedings of the Design, Automation and Test in Europe, 2013

2011
Variability compensation for full-swing against low-swing on-chip communication.
IET Computers & Digital Techniques, 2011

2009
Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design.
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008

2007
HW-SW emulation framework for temperature-aware design in MPSoCs.
ACM Trans. Design Autom. Electr. Syst., 2007

Exploring temperature-aware design in low-power MPSoCs.
IJES, 2007

Exploration of Low Power Adders for a SIMD Data Path.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

2006
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip.
Proceedings of the 43rd Design Automation Conference, 2006


  Loading...