Pablo García Del Valle

According to our database1, Pablo García Del Valle
  • authored at least 13 papers between 2006 and 2016.
  • has a "Dijkstra number"2 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2016
Inexact-aware architecture design for ultra-low power bio-signal analysis.
IET Computers & Digital Techniques, 2016

Exploiting CPU-load and data correlations in multi-objective VM placement for geo-distributed data centers.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Towards near-threshold server processors.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Energy vs. reliability trade-offs exploration in biomedical ultra-low power devices.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices.
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015

2013
Accurate Human Tissue Characterization for Energy-Efficient Wireless On-Body Communications.
Sensors, 2013

2011
Emulation-based transient thermal modeling of 2D/3D systems-on-chip with active cooling.
Microelectronics Journal, 2011

2010
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs.
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010

2008
Reliability-aware design for nanometer-scale devices.
Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008

2007
HW-SW emulation framework for temperature-aware design in MPSoCs.
ACM Trans. Design Autom. Electr. Syst., 2007

Multi-processor operating system emulation framework with thermal feedback for systems-on-chip.
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007

2006
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework.
Proceedings of the IFIP VLSI-SoC 2006, 2006

A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip.
Proceedings of the 43rd Design Automation Conference, 2006


  Loading...