Gregor Schatzberger

According to our database1, Gregor Schatzberger authored at least 31 papers between 2006 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Analysis and compensation of stress effects on CMOS reference current sources.
Elektrotech. Informationstechnik, March, 2024

Automated Optimal Resistance Measurement Method for Precision Resistor Stress Response Analysis.
Proceedings of the 47th MIPRO ICT and Electronics Convention, 2024

Analysis of Wheatstone Bridge Sensitivity for Applications in Integrated Piezoresistive Stress Sensors.
Proceedings of the 47th MIPRO ICT and Electronics Convention, 2024

2023
Stress-Dependent MOSFET Model for Use in Circuit Simulations.
Proceedings of the 46th MIPRO ICT and Electronics Convention, 2023

Low-Power Frequency-Locked Loop Circuit with Static Frequency Offset Cancellation.
Proceedings of the 46th MIPRO ICT and Electronics Convention, 2023

Measurement System for Characterization of a Resistor Array in 180-nm CMOS Technology.
Proceedings of the 46th MIPRO ICT and Electronics Convention, 2023

2022
Low-Power Frequency-Locked Loop Circuit with Short Settling Time.
Proceedings of the 45th Jubilee International Convention on Information, 2022

Delay and Offset Compensated Relaxation Oscillator Core with Replica Integrator.
Proceedings of the 45th Jubilee International Convention on Information, 2022

2021
Post-Manufacturing Process and Temperature Calibration of a 2-MHz On-Chip Relaxation Oscillator.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

Self-Referenced 32-kHz Rotating Capacitor Relaxation Oscillator with Chopped Comparator Offset-Voltage Cancellation.
Proceedings of the 44th International Convention on Information, 2021

2020
Programmable low-frequency divider in 180-nm CMOS technology.
Proceedings of the 43rd International Convention on Information, 2020

Design of CMOS Temperature Sensors Based on Ring Oscillators in 180-nm and 110-nm technology.
Proceedings of the 43rd International Convention on Information, 2020

Design of a tunable temperature coefficient voltage reference with low-dropout voltage regulator in 180-nm CMOS technology.
Proceedings of the 43rd International Convention on Information, 2020

Design and measurements of low power 32-kHz oscillators and a test interface in 180-nm CMOS technology.
Proceedings of the 43rd International Convention on Information, 2020

Semi-Analytical Estimation of On-Chip Intertwined Rectangular Transformer Parameters in 180 nm CMOS Technology.
Proceedings of the 43rd International Convention on Information, 2020

2019
A 1-MHz Relaxation Oscillator Core Employing a Self-Compensating Chopped Comparator Pair.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

Design of Sense Amplifiers for Non-Volatile Memory.
Proceedings of the 42nd International Convention on Information and Communication Technology, 2019

Design Methodology of an On-Chip Inductor in 180 nm CMOS Technology.
Proceedings of the 42nd International Convention on Information and Communication Technology, 2019

2018
High efficient low cost EEPROM screening method in combination with an area optimized byte replacement strategy which enables high reliability EEPROMs.
Proceedings of the 36th IEEE VLSI Test Symposium, 2018

2017
Fast Bit Screening of Automotive Grade EEPROMs - Continuous Improvement Exercise.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Temperature calibration of an on-chip relaxation oscillator.
Proceedings of the 40th International Convention on Information and Communication Technology, 2017

Characterization of measurement system for high-precision oscillator measurements.
Proceedings of the 40th International Convention on Information and Communication Technology, 2017

Fault-based test methodology for analog amplifier circuits.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

A 1-MHz on-chip relaxation oscillator with comparator delay cancelation.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

2016
An Efficient Contact Screening Method and its Application to High-Reliability Non-Volatile Memories.
J. Electron. Test., 2016

Yield improvement of an EEPROM for automotive applications while maintaining high reliability.
Proceedings of the 34th IEEE VLSI Test Symposium, 2016

Relaxation oscillator calibration technique with comparator delay regulation.
Proceedings of the 39th International Convention on Information and Communication Technology, 2016

Variation and failure characterization through pattern classification of test data from multiple test stages.
Proceedings of the 2016 IEEE International Test Conference, 2016

2013
Automotive EEPROM Qualification and Cost Optimization.
Proceedings of the 22nd Asian Test Symposium, 2013

2008
Scalable High Voltage CMOS technology for Smart Power and sensor applications.
Elektrotech. Informationstechnik, 2008

2006
A Non-Volatile Embedded Memory for High Temperature Automotive and High-Retention Applications.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006


  Loading...