Joonbae Park

According to our database1, Joonbae Park authored at least 13 papers between 1996 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Non-Stop & Non-Breakable Code Review Services in a Distributed System: Detecting Issues in Real Time.
CoRR, 2022

2016
20-Gb/s 5-V<sub>PP</sub> and 25-Gb/s 3.8-V<sub>PP</sub> Area-Efficient Modulator Drivers in 65-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

2005
Comparison frequency doubling and charge pump matching techniques for dual-band ΔΣ fractional-N frequency synthesizer.
IEEE J. Solid State Circuits, 2005

2004
A reset-free anti-harmonic delay-locked loop using a cycle period detector.
IEEE J. Solid State Circuits, 2004

A 2.4-GHz 0.25-μm CMOS dual-mode direct-conversion transceiver for bluetooth and 802.11b.
IEEE J. Solid State Circuits, 2004

2003
Full-CMOS 2-GHz WCDMA direct conversion transmitter and receiver.
IEEE J. Solid State Circuits, 2003

A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b.
Proceedings of the ESSCIRC 2003, 2003

2002
A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems.
IEEE J. Solid State Circuits, 2002

2001
Split-level precharge differential logic: a new type of high-speed charge-recycling differential logic.
IEEE J. Solid State Circuits, 2001

A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique.
IEEE J. Solid State Circuits, 2001

1999
Current sensing differential logic: a CMOS logic for high reliability and flexibility.
IEEE J. Solid State Circuits, 1999

A Semi-Digital Delay Locked Loop for Clock Skew Minimization.
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999

1996
A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops.
IEEE J. Solid State Circuits, 1996


  Loading...